1991
DOI: 10.1109/22.106567
|View full text |Cite
|
Sign up to set email alerts
|

16-term error model and calibration procedure for on-wafer network analysis measurements

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
39
0
1

Year Published

1998
1998
2015
2015

Publication Types

Select...
4
4
2

Relationship

0
10

Authors

Journals

citations
Cited by 98 publications
(40 citation statements)
references
References 4 publications
0
39
0
1
Order By: Relevance
“…The proposed measurement protocol is simple to implement and can directly benefit the above developments. For example, the utility of the technique could be further explored in future studies through measurements of substratemounted antenna impedances and radiation loss, after allowing for additional measurements for the full characterization of the non-reciprocal 2-ports where S 12 = S 21 or in on-wafer network analysis [37] or N-port [27] measurements.…”
Section: Discussionmentioning
confidence: 99%
“…The proposed measurement protocol is simple to implement and can directly benefit the above developments. For example, the utility of the technique could be further explored in future studies through measurements of substratemounted antenna impedances and radiation loss, after allowing for additional measurements for the full characterization of the non-reciprocal 2-ports where S 12 = S 21 or in on-wafer network analysis [37] or N-port [27] measurements.…”
Section: Discussionmentioning
confidence: 99%
“…All measurement results published to date demonstrate the cross-talk removing capabilities of the 15-term model in the presence of large cross-talk errors (using a 20dB attenuator as the artificial leakage path) [1], [2], [3], [7]. In this case, the cross-talk describing error-terms are themselves large enough, such that the error-terms may be computed using the simple matrix inversion scheme of eq.…”
Section: Introductionmentioning
confidence: 95%
“…The system error calibration moves reference plane to the probe tips, and the on-chip deembedding further moves reference plane to transistor terminals. The most complete system error model is the 16 term error model [1], which accounts for all of the possible signal paths between the 4 waves measured inside the vector network analyzer (VNA) and the 4 waves at the two ports of the device under test (DUT), as illustrated in Fig. 1(a).…”
Section: Introductionmentioning
confidence: 99%