23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller

Lee, Soo-Min; Oh, Jihun; Choi, Jeong-Yeol; Ko, Sun Young; Kim, Daero; Koo, Kyoung‐Hoi; Choi, Jongryun; Nam, Yoonjee; Park, Sangsoo; Lee, Hyungkweon; Kim, Eun-Su; Jung, Sukhyun; Chae, Kwon Seok; Kim, Suho; Park, Sanghune; Lee, Sang‐Hyun; Park, Sungho

doi:10.1109/isscc.2017.7870429

Cited by 24 publications

(4 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As a result of the analysis, it was confirmed that the greater the rainfall, the greater the difference in power generation. Lee et al (2019) analyzed the power generation effect of an unmanned washing robot for artificial washing in April 2019 (five times), focusing on a photovoltaic module (158 kW) installed on the roof of a building [22]. As a result, it was confirmed that the amount of power generated in the washing section was improved.…”

Section: Cleaning Effect Of Photovoltaic Modulementioning

confidence: 95%

The Cleaning Effect of Photovoltaic Modules According to Precipitation in the Operation Stage of a Large-Scale Solar Power Plant

Jo,

Ham,

Kim

et al. 2023

Energies

View full text Add to dashboard Cite

A large-scale solar power plant costs a lot of money in the early stage of development and is greatly affected by the natural environment. Therefore, efficient operation is very important. The purpose of this study is to analyze the cleaning effect of photovoltaic modules according to precipitation during the operation stage of a large-scale solar power plant. The first analysis compared ‘average power generation on sunny days under standard cloudiness from after precipitation to the next precipitation’ and ‘average daily power generation per quarter’ and confirmed that precipitation had an effect on increasing power generation by 26%. The second analysis compared ‘average power generation on sunny days under the standard cloudiness from after precipitation to the next precipitation’ and ‘average daily power generation on a clear day just before precipitation’. It was confirmed that the average power generation efficiency of the entire sample increased by 4.8% on average after precipitation than before precipitation. This study quantitatively analyzed the cleaning effect of photovoltaic modules by precipitation through actual power generation data of large-scale solar power plants. This study has sufficient value in establishing an operation manual for decision-making on the appropriate input cost for cleaning photovoltaic modules and improvement of power generation efficiency.

show abstract

Section: Cleaning Effect Of Photovoltaic Modulementioning

confidence: 95%

The Cleaning Effect of Photovoltaic Modules According to Precipitation in the Operation Stage of a Large-Scale Solar Power Plant

Jo,

Ham,

Kim

et al. 2023

Energies

View full text Add to dashboard Cite

show abstract

“…As the memory bandwidth required for mobile devices and computing systems for big data processing such as cloud computing and artificial intelligence (AI) increases, the operating frequency of the memory I/O link is continuously increasing. Recent high-speed DRAMS [1,2,5,6,7,8,9,10] and memory controllers [3,4] operating above multi-Gbps demand very precise 50% on-chip duty-cycle clocks to improve timing margins. However, the clock duty-cycle of a memory system is distorted by impedance mismatches, dispersion and crosstalk noise that occur in memory interface channels operating above multiple GHz.…”

Section: Introductionmentioning

confidence: 99%

“…Simulated linear duty cycle correction capability of the proposed PFDE according to the V ctrl voltage at 3.4 GHz Layout of the proposed full-swing DCC core IEICE Electronics Express, Vol 16,. No.19,[1][2][3][4][5] …”

mentioning

confidence: 99%

A 0.8–3.4 GHz process variation insensitive duty-cycle corrector for high-speed memory I/O links

Hwang

Kim

2019

IEICE Electron. Express

View full text Add to dashboard Cite

This Letter presents a 0.8-3.4 GHz process variation insensitive full-swing duty-cycle corrector (DCC) for high-speed memory I/O links. The proposed DCC utilizes a new full-swing duty cycle adjuster (DCA) that can provide a full-swing output clock of 50% duty-cycle without using a small-swing to full-swing level shifter. The proposed full-swing DCA is based on a new pseudo-differential feedback delay element (PFDE) and fundamentally eliminates the problem of increased duty-cycle errors due to the use of a level shifter that is vulnerable to process corner variation. The proposed DCC is implemented in a 40-nm CMOS process and achieves an operating frequency range of 0.8-3.4 GHz. The duty-cycle correction range is ²15% at 3.4 GHz. The DCC dissipates 2.8 mW from a 1.0 V supply at 3.4 GHz and occupies an active area of only 0.0054 mm 2 .

show abstract

“…So if the duty cycle of the DQS is distorted, it reduces the sampling margins of even and odd data. Since the duty cycle distortion is caused by both of the memory controller and the DRAM, most memory controllers use the duty cycle correction circuit and better transistor technology when compared with transistors of the DRAM process to provide high-quality DQS signals [2].…”

mentioning

confidence: 99%

On‐chip data strobe transmission with short‐circuit current protection scheme for dynamic random access memory

Lee

Jung

2018

Electron. lett.

View full text Add to dashboard Cite

This Letter proposes an on-chip data strobe transmission circuit for dynamic random access memory (DRAM). The on-chip differential repeaters with cross-coupled latches are adopted to prevent the sampling margin reduction. A node monitoring circuit has been proposed to prevent short-circuit currents of the on-chip differential repeaters and cross-coupled latches caused by high impedance inputs. When compared with the conventional differential signalling, the proposed circuit can save the short-circuit current of 6.2 mA per a single write operation. The chip has been fabricated in 350 nm CMOS technology and the active chip area is 0.189 mm 2 .

show abstract

23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller

Cited by 24 publications

References 2 publications

The Cleaning Effect of Photovoltaic Modules According to Precipitation in the Operation Stage of a Large-Scale Solar Power Plant

The Cleaning Effect of Photovoltaic Modules According to Precipitation in the Operation Stage of a Large-Scale Solar Power Plant

A 0.8–3.4 GHz process variation insensitive duty-cycle corrector for high-speed memory I/O links

On‐chip data strobe transmission with short‐circuit current protection scheme for dynamic random access memory

Contact Info

Product

Resources

About