32-bit Configurable bias current generator with sub-off-current capability

Abstract

A fully configurable bias current reference is described. The output of the current reference is a gate voltage which produces a desired current. For each daisy-chained bias, 32 bits of configuration are divided into 22 bits of bias current, 6 bits of active-mirror buffer current, and 4 bits of other configuration. Configuration of each bias allows specifying the type of transistor (nfet or pfet), whether the bias is enabled or weakly pulled to the rail, whether the bias is for a cascode, and whether the bias transistor uses a shifted source (SS) voltage for sub-off-current biasing. In addition, the current reference integrates a pair of voltage regulators that generate stable voltage sources near the rails, suitable for the SS current references. Measurements from fabricated current references built in 180 nm CMOS show that the reference achieves at least 110 dB (22-bit) dynamic range and reaches 160dB when power-rail gate biasing is included. Generated bias currents reach at least 30x smaller current than the transistor off-current. ABSTRACT A fully configurable bias current reference is described. The output of the current reference is a gate voltage which produces a desired current. For each daisychained bias, 32 bits of configuration are divided into 22 bits of bias current, 6 bits of active-mirror buffer current, and 4 bits of other configuration. Configuration of each bias allows specifying the type of transistor (nfet or pfet), whether the bias is enabled or weakly pulled to the rail, whether the bias is for a cascode, and whether the bias transistor uses a shifted source (SS) voltage for sub-offcurrent biasing. In addition, the current reference integrates a pair of voltage regulators that generate stable voltage sources near the rails, suitable for the SS current references. Measurements from fabricated current references built in 180 nm CMOS show that the reference achieves at least 110 dB (22-bit) dynamic range and reaches 160dB when power-rail gate biasing is included. Generated bias currents reach at least 30x smaller current than the transistor off-current. Each current reference occupies an area of 620x50 um 2 . The design kit schematics and layout are open-sourced. 32-bit Configurable Bias Current Generator with Sub-Off-Current Capability

A Novel HDR Depth Camera for Real-Time 3D 360° Panoramic Vision

“…• 3.3V and 1.8V supply voltages A pair of detector chips is mounted on a compact detector board of 70 x 50 mm² (see Figure 3) to provide the following key capabilities for the whole system: • Two single detector lines for fast 360° stereo scanning • Fully asynchronous, pixel-autonomous operation following the paradigm of event-driven, frame-free vision and imaging [3], each of the sensor pixels operates autonomous and classifies and quantifies optical input individually. • High-speed/low-latency contrast detection • Programmable 24-bit on-chip analog bias generators [16]. • Programmable sensor configuration via a serial control interface.…”

Programmable neuromorphic circuits for spike-based neural dynamics

“…The chip implements a spiking neural network of 32 adaptive exponential Integrate-and-Fire (I&F) neuron circuits [16] with dynamic synapse circuits. All analog circuits on the chip have programmable bias parameters that can be set with an on-chip 32-bit temperature-compensated programmable bias generator [17]. In addition there are 32×32 5-bit digital Static Random Access Memory (SRAM) cells with asynchronous interfacing circuits for storing the weight values of the neural network synapses.…”

Embedded neuromorphic vision for humanoid robots

“…2: The FPGA can tune the DVS operating conditions by means of on-chip programmable bias generators [8]. Initial setup of the bias values and on-line reconfiguration are done via configuration-address-events sent from the PC to the Bias Control unit.…”