50—Nanosecond Printed Circuit Linear Gate Using Transistors

Abstract

A 50-nsec linear gate with primary use in high energy physics experiments is described. The gate has a pedestal stability of 0.2% of the maximum output pulse height and a feedthrough of less than 0.2% over a pulse-height range of 100 to 1. Design considerations, construction details, and performance are discussed.