8-bit CISC Microprocessor Core for Teaching Applications in the Digital Systems Laboratory

Romero-Troncoso, René de Jesús; Ordaz-Moreno, A.; Vite-Frias, Jose Alberto; García-Pérez, Arturo

doi:10.1109/reconf.2006.307782

Cited by 9 publications

(5 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…There is a large body of literature on teaching computer architecture courses with FPGA devices. These tools provide guidance about methods and approaches to easily understand characteristics and behaviors of a computer component, in particular, CPU unit [4,[6][7][8]10,15,16,18,20,23,24,29]. Guštin et al [16] developed none-pipelined FPGA-based microprocessor named MOVE that implementing of all the instructions are "assign" type.…”

Section: Tablementioning

confidence: 99%

On the improvement of the teaching quality and learning effectiveness in the computer organization course through FPGA and modular centered microcomputer design

Öztekin¹,

Temurtaş²,

Gülbağ³

2018

Comp Applic In Engineering

View full text Add to dashboard Cite

This manuscript focuses on the results of a project study on the field programmable gate array (FPGA) and modular based microcomputer architecture design for improving the teaching and learning effectiveness in computer organization course and similar courses. The design mentioned in this manuscript is a unique system allowing to students to directly write their program and/or include their own designs. The main objective of this study is to improve the teaching effectiveness in the computer organization course at graduate level via hands‐on learning. The goal of the project is to encourage students to create their unique microcomputer designs since this design has modular structure and the fundamental elements which a simple computer has. Also it is to make appropriate modifications using students’ concerns and the results of project study for computer architecture and organization course for next semesters. To evaluate the improvement of the teaching and learning effectiveness, the students enrolled in the computer organization course in computer engineering department are divided into two groups. A student survey is conducted to provide students with an opportunity to have their views about this methodology at computer organization course. The results of the survey acquired with the probability density distribution function reveal the effectiveness of this methodology with FPGA development environment.

show abstract

Section: Tablementioning

confidence: 99%

On the improvement of the teaching quality and learning effectiveness in the computer organization course through FPGA and modular centered microcomputer design

Öztekin¹,

Temurtaş²,

Gülbağ³

2018

Comp Applic In Engineering

View full text Add to dashboard Cite

show abstract

“…Fieldprogrammable gate arrays (FPGAs) offer a design platform that allows students to implement more meaningful projects with tens of thousand of gates on actual hardware [10,11]. More educational applications in reconfigurable design were found at literature in recent years [12][13][14][15][16][17][18][19][20][21][22]. In Ref.…”

Section: Introductionmentioning

confidence: 99%

“…In Ref. [22], Romero-Troncoso et al proposed an 8-bit microprocessor named Micro-FIMEE-08. It has the advantage to be an open core which benefits the students with the hands-on experience on microprocessor design.…”

Section: Introductionmentioning

confidence: 99%

BZK.SAU.FPGA10.1: A modular approach to FPGA‐based micro computer architecture design for educational purpose

Öztekin

Temurtaş

Gülbağ

2011

Comp Applic In Engineering

View full text Add to dashboard Cite

show abstract

“…Unfortunately, IP cores offered by commercial companies are either close source or technology dependent [203]. For example, the source code of PicoBlaze is in not in behavioral-level, but in highly optimized Xilinx primitive-level (firm-core), which restricts it to only Xilinx development tools and devices and makes modification of the design impractical.…”

Section: Nomentioning

confidence: 99%

“…Silicon Labs pushes the performance to 72 MHz operation with their pipelined EFM8 family which executed 70% of the instructions in less than 1 or 2 clock cycles [203], but it is this surprising result which makes soft processors on Field Programmable Gate Arrays (FPGAs) interesting: "Maximum clock frequency of PicoBlaze [204] reaches 105MHz in Spartan-6 (-2 speed grade) and up to 238MHz can be achieved in Kintex-7 (-3 speed grade) devices [201]". This faster speed makes soft macros on FPGAs a viable alternative to hard-core microprocessors.…”

Section: Introductionmentioning

confidence: 99%

A morphable FPGA soft processor using LLVM infrastructure targeting low-power application-specific embedded systems

Ali¹

View full text Add to dashboard Cite

The reconfigurable computing (RC) aims to combine the flexibility of General-Purpose Processor (GPP) with performance of Application Specific Integrated Circuits (ASIC). There are several architectures proposed since RC’s inception in 1960s, but all have failed to become mainstream. The main factor preventing RC to become common practice is its requirement for implementers of algorithms (programmers) to be familiar with hardware design. In RC, a hardened processor cooperates with a dynamic reconfigurable Hardware Accelerator (HA) which is implemented on Field-Programmable Gate Array (FPGA). The HA implements crucial software kernel on hardware to increase performance and its design demands digital circuit expertise. In this paper a novel RC architecture is proposed that keeps the decades old programming practices intact while harnessing the power of HA. The architecture uses LLVM compiler infrastructure to receive an algorithm and then outputs the equivalent machine language, it then finds the most frequent instruction pairs and generates equivalent RC circuit called “Miniature Accelerator (MA)”. The instruction pairs are dynamically removed from pipeline and MA computed result replaces them in parallel. To demonstrate the concept the Fast Fourier Transform (FFT) algorithm which is core Digital signal processing (DSP) kernel is written in C and then executed on an ARM Cortex-M0. The execution of FFT function is improved by 14.12%. The proposed adaptive processor is fully backward compatible, compilation is automated, and no modification of exiting software or established programming paradigms is required.

show abstract

8-bit CISC Microprocessor Core for Teaching Applications in the Digital Systems Laboratory

Cited by 9 publications

References 0 publications

On the improvement of the teaching quality and learning effectiveness in the computer organization course through FPGA and modular centered microcomputer design

On the improvement of the teaching quality and learning effectiveness in the computer organization course through FPGA and modular centered microcomputer design

BZK.SAU.FPGA10.1: A modular approach to FPGA‐based micro computer architecture design for educational purpose

A morphable FPGA soft processor using LLVM infrastructure targeting low-power application-specific embedded systems

Contact Info

Product

Resources

About