2017 IEEE International Symposium on Circuits and Systems (ISCAS) 2017
DOI: 10.1109/iscas.2017.8051002
|View full text |Cite
|
Sign up to set email alerts
|

A 0.4V 4.8μW 16MHz CMOS crystal oscillator achieving 74-fold startup-time reduction using momentary detuning

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…The magnitude of the negative resistance can be boosted by increasing [10], [13], [16]- [19] and/or altering the load capacitance [16], [20]. However, the maximum negative resistance, and hence minimum start-up time, is limited by [10], [13], [17]- [19].…”
Section: Introductionmentioning
confidence: 99%
“…The magnitude of the negative resistance can be boosted by increasing [10], [13], [16]- [19] and/or altering the load capacitance [16], [20]. However, the maximum negative resistance, and hence minimum start-up time, is limited by [10], [13], [17]- [19].…”
Section: Introductionmentioning
confidence: 99%
“…Such a Pierce oscillator is widely used because it has a simple topology and can meet the oscillation conditions relatively easily. In addition, various methods have been proposed to speed up the startup [5] - [25]; they are possible to be employed as well.…”
Section: Basic Concept Of Proposed Oscillatormentioning
confidence: 99%
“…To solve this issue, several methods have been proposed to shorten the startup time of a crystal oscillator [4]. Generally, there are three methods: in [5]- [11], the negative resistance |RN| of the oscillating circuit is increased; in [12]- [22] the initial current |iM(0)| is exaggerated by injecting frequency components near the oscillation frequency; in [23]- [25], the load capacitance CT decreased. These techniques have successfully reduced the startup energy down to several tenths.…”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, Equation (2.1) shows that the use of a larger 𝐶𝐶 𝐿𝐿 increases the maximum achievable negative resistance, reducing overall start-up time. This is analyzed in circuit simulations in [25]. The disadvantage, however, is that the required transconductance grows with the increasing 𝐶𝐶 𝐿𝐿 , as shown in Equation (2.3), thereby increasing power consumption.…”
Section: Altering Load Capacitancementioning
confidence: 99%