A 0.8V CMOS bandgap voltage reference design

Bolun, Zhang; Cui, Xiaole; Zhang, Yifan; Yang, Chun; Xiao, Ying; Lin, Xinnan

doi:10.1109/edssc.2015.7285124

Cited by 1 publication

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Any device with current flowing through it is a potential noise source. In most cases, the Bandgap Voltage Reference (BGR) circuit consists of many resistors, transistors, and capacitors tend to dominate the noise source in an LDO [4,5]. PSRR is another parameter used to evaluate the performance of an LDO.…”

Section: Introductionmentioning

confidence: 99%

Design consideration in low dropout voltage regulator for batteryless power management unit

Kamel¹,

Wong²

2019

Bulletin EEI

View full text Add to dashboard Cite

Harvesting energy from ambient Radio Frequency (RF) source is a great deal toward batteryless Internet of Thing (IoT) System on Chip (SoC) application as green technology has become a future interest. However, the harvested energy is unregulated thus it is highly susceptible to noise and cannot be used efficiently. Therefore, a dedicated low noise and high Power Supply Ripple Rejection (PSRR) of Low Dropout (LDO) voltage regulator are needed in the later stages of system development to supply the desired load voltage. Detailed analysis of the noise and PSRR of an LDO is not sufficient. This work presents a design of LDO to generate a regulated output voltage of 1.8V from 3.3V input supply targeted for 120mA load application. The performance of LDO is evaluated and analyzed. The PSRR and noise in LDO have been investigated by applying a low-pass filter. The proposed design achieves the design specification through the simulation results by obtaining 90.85dB of open-loop gain, 76.39º of phase margin and 63.46dB of PSRR respectively. The post-layout simulation shows degradation of gain and maximum load current due to parasitic issue. The measurement of maximum load regulation is dropped to 96mA compared 140mA from post-layout. The proposed LDO is designed using 180nm Silterra CMOS process technology.

show abstract

Section: Introductionmentioning

confidence: 99%