A 1-V 5 GHz Variable Gain Low Noise Amplifier in 0.18-μm CMOS

Alam, S.K.; DeGroat, Joanne

doi:10.1109/ccece.2006.277470

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It is well known that gain control blocks produce a significant amount of noise because their gain variation is usually accomplished through changes in resistance inside the circuit. Ideas on how to mitigate the impact of gain variations on the noise figure (NF) of VGA circuits are described in [9] and [10]. This paper reports on the design and experimental verification of two mixer-VGA downconverter blocks (DCBs) (Fig.…”

Section: Introductionmentioning

confidence: 99%

Codesign of Mixer-VGA Downconverter Blocks

Jiang

Saavedra

2015

Can. J. Electr. Comput. Eng.

View full text Add to dashboard Cite

Two radio frequency integrated circuit (RFIC) downconverters are presented, each consisting of an active mixer and a variable gain amplifier (VGA). The downconverter blocks (DCBs) have identical mixing stages but different VGA topologies. The mixers use a commutating switching network and a low-noise RF transconductance stage to reduce the system noise figure (NF). VGA gain control in one DCB (DCB-1) is done using a current-steering approach, while the second DCB (DCB-2) employs a transistor-based attenuator. Both RFICs were designed and fabricated using a standard 130-nm CMOS process and they were tested over the RF band covering 1-6 GHz and at an IF of 140 MHz. Measurements show that the conversion gain (CG) of DCB-1 ranges from 9.6 to 25.3 dB, and for DCB-2, the CG ranges from 10.7 to 23.7 dB. The minimum double-sideband NF for both the downconverters is 3.8 dB but their maximum NFs are different: 1) 14.2 dB for DCB-1 and 2) 11.5 dB for DCB-2. Résumé-Deux abaisseurs implémentés sur des circuits intégrés-radiofréquence (CI-RF) sont présentés dans cet article. Chacun comporte un mélangeur actif et en un amplificateur à gain variable (AGV). Les blocs d'abaisseurs (BA) ont des modules de mélangeurs identiques, mais avec différentes topologies d'AGV. Les mélangeurs utilisentun réseau de commutation et un étage de transconductance RF à faible bruit pour réduire le bruit du système. La commande de gain d'AGV dans un BA (BA-1) se base sur un contrôle de courant, tandis que le second BA (BA-2) utilise un atténuateur à transistor. Les CI-RF ont été conçus et fabriqués en utilisant un procédé standard CMOS 130 nm et ils ont été testés avec la bande RF 1-6 GHz et à une fréquence intermédiaire (FI) de 140 MHz. Les mesures montrent que le gain de conversion (GC) du BA-1 se trouve dans la plage 9.6 à 25.3 dB, et pour BA-2 de 10.7 à 23.7 dB. La double bande latérale minimale du bruit pour les deux convertisseurs abaisseurs est de 3.8 dB, mais leurs bruits maximums sont différents: 1) 14.2 dB pour BA-1 et 2) 11.5 dB pour BA-2.

show abstract

Section: Introductionmentioning

confidence: 99%

Codesign of Mixer-VGA Downconverter Blocks

Jiang

Saavedra

2015

Can. J. Electr. Comput. Eng.

View full text Add to dashboard Cite

show abstract

A Fully Integrated Inductorless Low Noise Amplifier with 1dB-Step Programmable Gain for FM Radio Receiver Front-End

May²,

Felder³

et al. 2007

2007 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

This paper presents a low-voltage low-power programmable gain low noise amplifier (PGLNA) for a frequency modulation (FM) radio receiver front-end. The proposed PGLNA employs two variablegain stages with resistor network feedback loop for DC-offset cancellation and a gain control block. The two-stage LNA achieves a programmable small signal voltage gain from +2.5 dB to +34.5 dB in around 1 dB steps across the FM band from 76 MHz to 108 MHz. In the high and low gain modes, the measured input-referred noise over 150 kHz FM channel bandwidth is 0.36 µV and 2.4 µV, respectively. The PGLNA's IIP3 in the low gain mode is -5.2 dBm. It draws only 4.5 mA current from a 1.35-V supply in the high gain mode and occupies 0.15 mm 2 of chip area excluding bondpads. Experimental results are included to demonstrate and verify the performance of the PGLNA.

show abstract