A 10-bit, 200-MSPS, 105-mW pipeline A-to-D converter

Abstract

Abstract:The optimum bit/stage configuration is an important issue in the design of a low-power pipeline analog-to-digital converter (ADC). Prior to this work, power considerations based on a linearmodel have been reported [1]. In this letter, the slew-rate limitation, a non-linear effect, is taken into consideration in low-power design. In the case of a 10-bit, 200-MSPS ADC using 90-nm CMOS technology, the lowest power bit-arrangement was found to be 1.5 bit/stage. A test chip was fabricated for confirmation, and a power dissipation of 105 mW was achieved.

Direct Under-Sampling Compressive Sensing Method for Underwater Echo Signals and Physical Implementation

“…Many studies have been carried out on this issue, such as: the observation matrix construction [7][8][9], analog broadband signal sampling [10][11][12], radar signal compression [13,14], image compression technology [15][16][17][18], and ultrasound transducer fields [19]. Some researchers [20][21][22] designed ultra-high-speed analog-to-digital converters, but their high level of complexity makes them difficult to implement in practice. Some researchers [11,23] used an AIC (analog-to-information converter) structure to realize random observations.…”

A 8-bit 50-Msamples/s switched-current pipelined ADC with residue generator and interlaced stage

“…Notably, a current mirror is adopted to supply all currents for current comparator, DAC current signal, and current source of S/H. Figure 1 shows the traditional internal structure of conventional pipelined ADC [1]. According to benefit of 1.5 bits per stage, the magnification of output reside is multiplied by 2.…”