2008 9th International Conference on Solid-State and Integrated-Circuit Technology 2008
DOI: 10.1109/icsict.2008.4734970
|View full text |Cite
|
Sign up to set email alerts
|

A 10MHz to 600MHz low jitter CMOS PLL for clock multiplication

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 8 publications
0
0
0
Order By: Relevance