2017
DOI: 10.21917/ijme.2017.0071
|View full text |Cite
|
Sign up to set email alerts
|

A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints

Abstract: Abstract:The paper entails the design of a 16-bit multiplier with the combined application of Karatsuba algorithm and the UrdhvaTiryagbhyam (UT) theorem and the implementation of the multiplier architecture in Modified-Gate-Diffusion-Input (Mod-GDI) cells for improving the area and power constraints in the proposed novel hybrid multiplier.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 9 publications
0
0
0
Order By: Relevance