A 200mhz 16mbit Synchronous Dram With Block Access Mode

Fujiwara, Akira; Kikukawa, H.; Matsuyama, Kazuki; Agata, Masashi; Iwanari, S.; Fukumoto, Motoyuki; Yamada, Takahiro; Okada, Seishi; Fujita, Takeshi

doi:10.1109/vlsic.1994.586225

Cited by 9 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In order to overcome the delay inconsistency, the second stage is split further and an additional latch is inserted into the read data (RD) line as shown in Fig. 1(b) [3]. This results in the reduction of the delay time in the second stage with a loss of signal's S/N ratio and increase of , the CAS latency, from three to four.…”

Section: Comparisons Of Different Pipeline Architecturesmentioning

confidence: 99%

See 1 more Smart Citation

A study of pipeline architectures for high-speed synchronous DRAMs

Yoo

1997

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

The performances of SDRAM's with different pipeline architectures are examined analytically on the basis of the time required to refill the on-chip cache of a Pentium CPU. The analysis shows that the cycle time of the conventional pipeline structures cannot be reduced because of its difficulty in distributing the access time evenly to each pipeline stage of the column address access path. On the contrary, the wave pipeline architecture can make the access path evenly divided and can increase the number of pipeline stages to achieve the shortest cache refill time. But the wave congestion at the output terminal of the wave pipeline path caused by access time fluctuation narrows the valid time window. The parallel registered wave pipeline architecture can remove the effect of access time fluctuation so that the cycle time is defined only by the data pulse width. If the data pulse width tw < 2 ns, even 500-MHz clock frequency can be obtained.

show abstract

Section: Comparisons Of Different Pipeline Architecturesmentioning

confidence: 99%

“…Different pipeline architectures have been widely employed in the SDRAM for high-speed operation [1], [3]- [8]. However, little discussion on their performances or comparison with each other has been reported.…”

Section: Introductionmentioning

confidence: 99%