A 210–227 GHz Transmitter With Integrated On-Chip Antenna in 90 nm CMOS Technology

Khamaisi, Bassam; Jameson, Samuel; Socher, Eran

doi:10.1109/tthz.2012.2236836

Cited by 79 publications

(28 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Recent survey works [40], [41] confirm that small-footprint antennas and transceivers operating at those frequencies will be available in the near future. Further, early prototypes at frequencies as high as 220 GHz have been presented [42]. Further down the road towards terahertz operation, graphene technologies are under intense research due to its exceptional properties [43], [44], [45].…”

Section: Phy: Towards Core-level Wireless Communicationmentioning

confidence: 99%

Scalability of Broadcast Performance in Wireless Network-on-Chip

Abadal

Mestres

Nemirovsky

et al. 2016

IEEE Trans. Parallel Distrib. Syst.

View full text Add to dashboard Cite

Abstract-Networks-on-Chip (NoCs) are currently the paradigm of choice to interconnect the cores of a chip multiprocessor. For hundreds or thousands of cores, though, conventional NoCs may not suffice to fulfill the increasing on-chip communication requirements given that the performance of such networks actually drops as the number of cores grows, especially in the presence of multicast and broadcast traffic. This not only limits the scalability of current multiprocessor architectures, but also sets a performance wall that prevents the development of architectures that generate moderate-to-high levels of multicast. In this paper, a Wireless Network-on-Chip (WNoC) where all cores share a single broadband channel is presented. Such design is conceived to provide low latency and ordered delivery for multicast/broadcast traffic, in an attempt to complement a wireline NoC that will transport the rest of communication flows. To assess the feasibility of this approach, the network performance of WNoC is analyzed as a function of the system size and the channel capacity, and then compared to that of wireline NoCs with embedded multicast support. Based on this evaluation, preliminary results on the potential performance of the proposed hybrid scheme are provided, together with guidelines for the design of MAC protocols for WNoC.

show abstract

Section: Phy: Towards Core-level Wireless Communicationmentioning

confidence: 99%

Scalability of Broadcast Performance in Wireless Network-on-Chip

Abadal

Mestres

Nemirovsky

et al. 2016

IEEE Trans. Parallel Distrib. Syst.

View full text Add to dashboard Cite

show abstract

“…Moreover, novel planar antennas based on graphene promise to be able to radiate within this frequency band while being two orders of magnitude below, in size, of their metallic counterparts [39], [40]. In order to drive the antennas, transmitters and receivers for multigigabit communication at frequencies ranging from 0.1 to 0.4 THz have been already proposed [41]- [45]. Additionally, components reaching frequencies of 0.8 THz are under intense research [46]- [49], thus far leading to the apparition of transmitters and detectors for terahertz imaging and sensing [50]- [52].…”

Section: Wireless Network-on-chipmentioning

confidence: 99%

On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration

Abadal

Iannazzo

Nemirovsky

et al. 2015

IEEE/ACM Trans. Networking

View full text Add to dashboard Cite

Abstract-Networks-on-Chip (NoCs) are emerging as the way to interconnect the processing cores and the memory within a chip multiprocessor. As recent years have seen a significant increase in the number of cores per chip, it is crucial to guarantee the scalability of NoCs in order to avoid communication to become the next performance bottleneck in multicore processors. Among other alternatives, the concept of Wireless Network-onChip (WNoC) has been proposed, wherein on-chip antennas would provide native broadcast capabilities leading to enhanced network performance. Since energy consumption and chip area are the two primary constraints, this work is aimed to explore the area and energy implications of scaling a WNoC in terms of (a) the number of cores within the chip, and (b) the capacity of each link in the network. To this end, an integral design space exploration is performed, covering implementation aspects (area and energy), communication aspects (link capacity) and networklevel considerations (number of cores and network architecture). The study is entirely based upon analytical models, which will allow to benchmark the WNoC scalability against a baseline NoC. Eventually, this investigation will provide qualitative and quantitative guidelines for the design of future transceivers for wireless on-chip communication.

show abstract

“…The major challenges of THz transmitter realization in CMOS are signal generation above the transistor cut-off frequency and radiating the signal out of the silicon with significant power and overall efficiency. Previous works generated J-band (220-325 GHz) signals by using the third harmonic of a W-band (75-110 GHz) frequency source [1], [3], [4] or the second harmonic of a D-band (110-170 GHz) source [2]. In [1], the oscillator output is coupled by a transformer to an antenna introducing additional loss but also radiating energy therefore decreasing the power injected into the antenna.…”

Section: Mos Technology Innovations Over the Last Decades Openmentioning

confidence: 99%

“…Previous works generated J-band (220-325 GHz) signals by using the third harmonic of a W-band (75-110 GHz) frequency source [1], [3], [4] or the second harmonic of a D-band (110-170 GHz) source [2]. In [1], the oscillator output is coupled by a transformer to an antenna introducing additional loss but also radiating energy therefore decreasing the power injected into the antenna. In [4], three matching elements are used to connect the circuit output to the antenna reducing again the injected power.…”

Section: Mos Technology Innovations Over the Last Decades Openmentioning

confidence: 99%

High Efficiency 293 GHz Radiating Source in 65 nm CMOS

Jameson

Socher

2014

IEEE Microw. Wireless Compon. Lett.

Self Cite

View full text Add to dashboard Cite

This letter presents a J-band radiating source (284-301 GHz) based on a differential Colpitts oscillator with an on-chip antenna in 65 nm CMOS. The source radiates the third harmonic of the oscillation frequency, which is also generated in the voltage controlled oscillator (VCO) itself due to its large voltage signal. An integrated loop antenna serves also as the load inductance at the drains of the VCO transistors, acting as a choke at the fundamental and matched antenna at the third harmonic. The antenna has a directivity above across the tuning range. This frequency source has a DC-to-RF radiated power efficiency of 2.8%, a radiated power of and an EIRP of , taking a silicon area of only .Index Terms-Antenna, CMOS, Colpitts, j-band, loop antenna, RF source, voltage controlled oscillator (VCO).

show abstract

A 210–227 GHz Transmitter With Integrated On-Chip Antenna in 90 nm CMOS Technology

Cited by 79 publications

References 15 publications

Scalability of Broadcast Performance in Wireless Network-on-Chip

Scalability of Broadcast Performance in Wireless Network-on-Chip

On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration

High Efficiency 293 GHz Radiating Source in 65 nm CMOS

Contact Info

Product

Resources

About