2016
DOI: 10.1109/jssc.2016.2560198
|View full text |Cite
|
Sign up to set email alerts
|

A 234–261-GHz 55-nm SiGe BiCMOS Signal Source with 5.4–7.2 dBm Output Power, 1.3% DC-to-RF Efficiency, and 1-GHz Divided-Down Output

Abstract: A 234-261-GHz signal source with record 7.2-dBm output power at 240 GHz and −105 dBc/Hz phase noise at 10-MHz offset is reported. Fabricated in a production 55-nm SiGe BiCMOS process with HBT f T / f MAX of 330/350 GHz, the circuit includes a 120-GHz fundamental frequency VCO with 1.2-V AMOS varactors, a broadband MOS-HBT cascode LO tree driving a divide-by-128 chain, and a doubler with a record drain efficiency of 11.9%. The total power consumption of the signal source is 386 mW resulting in a DC-to-RF effici… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0
1

Year Published

2018
2018
2020
2020

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 53 publications
(10 citation statements)
references
References 21 publications
(28 reference statements)
0
9
0
1
Order By: Relevance
“…In the D-Band signal source design, the output signal power of VCO is preferred to be transferred to the multiplier chains as much as possible to maximize the output power, with only a small amount of power is used to drive the frequency divider chains. Millimeter wave frequency dividers are usually implemented by dynamic topology, because dynamic frequency divider is easier to operate at higher frequency without latching mechanism [2]. However, the input sensitivity of dynamic frequency divider is relatively poor, which is unacceptable in our design.…”
Section: Appendix Cmentioning
confidence: 99%
“…In the D-Band signal source design, the output signal power of VCO is preferred to be transferred to the multiplier chains as much as possible to maximize the output power, with only a small amount of power is used to drive the frequency divider chains. Millimeter wave frequency dividers are usually implemented by dynamic topology, because dynamic frequency divider is easier to operate at higher frequency without latching mechanism [2]. However, the input sensitivity of dynamic frequency divider is relatively poor, which is unacceptable in our design.…”
Section: Appendix Cmentioning
confidence: 99%
“…Recent reported results, from 12 W to 10 mW at 0.215-0.92 THz bands, have been reviewed where the e±ciencies are between 0.01% and 5.1%. Some of the reported results [29][30][31][32][33][34][35][36][37] are given in Table 2 and plotted in Fig. 2.…”
Section: Heterojunction Bipolar Transistormentioning
confidence: 99%
“…Although the push-push frequency doubler architecture allows for higher power efficiency [2], it requires a balun at the output in order to drive double-balanced Gilbert cell mixers. The balun phase and gain imbalance are translated into common mode excitation for the mixer which degrades the LO to RF isolation, this is crucial especially for direct conversion transmitters.…”
Section: Circuit Designmentioning
confidence: 99%
“…Different solutions have been proposed to realize such circuits. Fundamental frequency oscillators at 240 GHz [1] or at 120 GHz followed by a frequency doubler [2], although being power-efficient solutions, they are accompanied by constrains and tradeoffs concerning the phase noise due to the degraded quality factor of varactors at such frequencies. Also, in coherent systems when LO synchronization is required, the design of a phase locked loops divider (PLL) becomes a challenge.…”
Section: Introductionmentioning
confidence: 99%