2010 Symposium on VLSI Circuits 2010
DOI: 10.1109/vlsic.2010.5560322
|View full text |Cite
|
Sign up to set email alerts
|

A 250 mV, 352 µW low-IF quadrature GPS receiver in 130 nm CMOS

Abstract: A low-IF quadrature GPS receiver consisting of a VCO, mixer and variable gain LNA is implemented in 130 nm CMOS. Consuming 352 µW from a 250 mV supply, it has the lowest supply voltage for an integrated receiver reported to date. The measured noise figure is 7.2 dB with a gain of 42 dB at a 10 MHz IF frequency. At a 1 MHz offset, the VCO phase noise is -112.4 dBc/Hz, resulting in an FoM of 187.4 dBc/Hz.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…Sub-0.5V RF receiver circuits [1][2][3][4] have been reported. V DD is 0.5V in [1][2][3] and 0.25V in [4]. A sub-0.5V FBAR oscillator using a forwardbiasing bulk has been reported [5].…”
Section: Introductionmentioning
confidence: 99%
“…Sub-0.5V RF receiver circuits [1][2][3][4] have been reported. V DD is 0.5V in [1][2][3] and 0.25V in [4]. A sub-0.5V FBAR oscillator using a forwardbiasing bulk has been reported [5].…”
Section: Introductionmentioning
confidence: 99%