2009
DOI: 10.1109/jssc.2009.2014025
|View full text |Cite
|
Sign up to set email alerts
|

A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
16
0

Year Published

2012
2012
2017
2017

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 25 publications
(16 citation statements)
references
References 7 publications
0
16
0
Order By: Relevance
“…For these applications, many work (e.g. [15] and references therein) aim to implement high speed HW H.264 video encoders. Due to the long coding path, H.264 encoders are mostly designed as pipeline architectures, implementing slight modifications in the entire pipeline or in some particular modules to overcome data dependency.…”
Section: Trends To Implement Hardware H264 Encodermentioning
confidence: 99%
See 4 more Smart Citations
“…For these applications, many work (e.g. [15] and references therein) aim to implement high speed HW H.264 video encoders. Due to the long coding path, H.264 encoders are mostly designed as pipeline architectures, implementing slight modifications in the entire pipeline or in some particular modules to overcome data dependency.…”
Section: Trends To Implement Hardware H264 Encodermentioning
confidence: 99%
“…To solve data dependency among MBs, the parallel pipelines architecture [15] or the modified motion vector prediction in the interprediction block [8] might be applied. Actually, the parallel pipelines architecture enables MBs to be processed in order so that all required information form neighboring MBs is available when the current MB is encoded.…”
Section: Trends To Implement Hardware H264 Encodermentioning
confidence: 99%
See 3 more Smart Citations