A 28-GHz CMOS Down-conversion Mixer with Low-magnetic-coupled Source Degeneration Inductors for 5G Applications

Kim, Changyeol; Kim, Min-Su; Jeon, Yangji; Lee, Ockgoo; Son, Jaeman; Nam, Ilku

doi:10.5573/jsts.2019.19.4.373

Cited by 4 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A successful 5G design requires dual-conversion, single-quadrature transceivers. A local oscillator buffer with a balun transformer was presented by Kim et al [24] to improve the Common Mode Rejection Ratio (CMRR). They added an IF amplifier to a 28-GHz CMOS upconversion mixer.…”

Section: -Literature Reviewmentioning

confidence: 99%

Design and Study the Performance of a CMOS-Based Ring Oscillator Architecture for 5G Mobile Communication

Rahman,

Kishore,

Abdul Rajak

2024

Emerg Sci J

View full text Add to dashboard Cite

Oscillator circuits are used to make accurate and reliable clock signals for systems as simple as a wristwatch and as complicated as satellites, which are important for long-distance communication. There are many ways to build an oscillator circuit, using either passive or active parts. Each option has pros and cons, but at the current level of mobile communication development, the most important things are interoperability and low power use. This need has driven the development of compact, battery-operated electronics, and Very Large-Scale Integration (VLSI)-based ring oscillators provide the ideal solution. These oscillators ought to dissipate less power, have a large tuning range, and be compact. The paper presents a novel Complementary Metal Oxide Silicon (CMOS) ring oscillator that serves as a Voltage Controlled Oscillator. The suggested architecture utilizes the advantages of both a current-starved ring oscillator and a negative-skewed delay by combining their constituent parts. The proposed architecture has a control voltage of 1.15 V and a supply voltage of 2 V, generating a 9.35 GHz dominant frequency with a 13.82% harmonic distortion between the inputs and outputs. The proposed architecture can implement 5G-based applications that require high frequency and low power by carefully selecting the passive components within the design. Doi: 10.28991/ESJ-2024-08-01-020 Full Text: PDF

show abstract

Section: -Literature Reviewmentioning

confidence: 99%