A 28GHz High-Accuracy Phase and Amplitude Detection Circuit for Dual-Polarized Phased-Array Calibration

Yamazaki, Yudai; Alvin, Joshua; Pang, Jian; Shirane, Atsushi; Okada, Kei

doi:10.1587/transele.2022ecp5016

Cited by 1 publication

(3 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…9(c). In [17], a Ring ILFD using a dual-step injection technique is used for reference signal generation. However, the conventional ILFD cannot cover a large enough locking range due to the degradation of the injection signal at high frequency.…”

Section: Building Block Design Consideration and Measurementmentioning

confidence: 99%

“…This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/ [15], [16], [17], [18], [19], [20]. In recent research, there are two detection types of circuits for phased-array calibration.…”

Section: Introductionmentioning

confidence: 99%

“…The other one is the phase-to-digital converter (PDC)/analog-to-digital converter (ADC) detection technique shown in Fig. 2(b) [12], [17], [21]. This technique achieves less than 0.1 • and 0.1-dB detection accuracy with the independent phase and amplitude detection.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A 37–43.5-GHz Phase and Amplitude Detection Circuit With 0.049° and 0.036-dB Accuracy for 5G Phased-Array Calibration Using Transformer-Based Injection-Enhanced ILFD

Yamazaki

Sakamaki

Pang

et al. 2023

IEEE J. Solid-State Circuits

Self Cite

View full text Add to dashboard Cite

This article introduces a high-accuracy phase and amplitude detection circuit for 5G phased-array calibration. By utilizing a 39 GHz-150 kHz down-conversion scheme, the phase and amplitude information are detected separately with a phase-to-digital converter (PDC) and an analogto-digital converter (ADC). In addition, to reduce the number of reference signals, a divide-by-4 injection-locked frequency divider (ILFD) using a transformer-based injection-enhancing technique is implemented for wideband reference signal generation. This ILFD realizes a wide locking range of 16.3-23.4 GHz (35.8%) with 5.05-mW power consumption. The detection circuit achieves less than 0.049 • and 0.036-dB detection rms errors at 39 GHz. The wideband high-accuracy detection is also achieved from 37 to 43.5 GHz. The total power consumption is 50 mW with a 1-V VDD. The total core area is 1.43 mm 2 in a 65-nm CMOS process.

show abstract

Section: Building Block Design Consideration and Measurementmentioning

confidence: 99%