2021
DOI: 10.1109/lmwc.2021.3082859
|View full text |Cite
|
Sign up to set email alerts
|

A 3.6 mW 60 GHz Low-Noise Amplifier With 0.6 ns Settling Time for Duty-Cycled Receivers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
6
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5
2
1

Relationship

1
7

Authors

Journals

citations
Cited by 17 publications
(6 citation statements)
references
References 26 publications
0
6
0
Order By: Relevance
“…The last two points can be addressed by operating the WBAN at mmWave frequencies (30 GHz-300 GHz), e.g. around 60 GHz, as suggested in [4]. In addition to a large amount of available bandwidth, the size of an antenna and other passives used in the transceiver scale inversely with frequency [5]- [11].…”
Section: (B)mentioning
confidence: 99%
“…The last two points can be addressed by operating the WBAN at mmWave frequencies (30 GHz-300 GHz), e.g. around 60 GHz, as suggested in [4]. In addition to a large amount of available bandwidth, the size of an antenna and other passives used in the transceiver scale inversely with frequency [5]- [11].…”
Section: (B)mentioning
confidence: 99%
“…respect to the case of using an EDFA after the PIC. A possible way for approaching the performance obtained with the optically amplified signals through the external EDFA would be by using low-noise RF amplifiers specifically designed for low-power signals [49], [50], or by means of on-chip amplification using hybrid integration techniques [51], [52]. A combination of both approaches could also be employed, in conjunction with design strategies for improving the isolation between the input and output RF ports of the circuit, for the development of monolithic full on-chip integrated MWP filter functionality.…”
Section: Integrated Mwp Filter Operation Without Optical Amplificationmentioning
confidence: 99%
“…On the other hand, however, analog and RF design remains challenging in this technology and the costs are still very high. We used an established 22 nm FDSOI technology, which also provides good capability for fast and power-efficient digital design and, additionally, is one of the best choices for RF design as demonstrated in several works e.g., [9][10] [11]. Hence, a monolithic integration of the RF frontend and high-speed ADC is feasible in this technology and, thus, probably better suited for the latter application.…”
mentioning
confidence: 99%