A 3.77 nW, 11.4 fJ/b/mm link for reliable wireline communication in ultra-low power on-body sensor networks

Lukas, Christopher J.; Calhoun, Benton H.; Bhakta, Raj

doi:10.1109/biocas.2017.8325124

Cited by 2 publications

(3 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…I summarizes the measured performance and the comparison against state-of-the-art. Compared to [4]- [6], this work has a wider tunability of data rate, a lower BER, and an energy efficiency that is about 2.5× to 60× better, thanks to the fully dynamic and mostly passive architecture. Fig.…”

Section: Measured Resultsmentioning

confidence: 99%

“…Therefore, it is necessary to reduce the energy consumption of the digital chip-to-chip interface. Existing low-power wireline interfaces [3], [4] use smart supplies to further improve the energy efficiency. However, the achievable efficiency depends on the operating frequency and the maximum efficiency point is only possible with an ultralow supply voltage (0.24 V) and low data rate (<1 kb/s).…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A 0.38-pJ/b Simplex and a 1.2-pJ/b Full-Duplex Chip-to-Chip Digital Communication Interface With Data Rate and Load Capacitance Adaptability

Shen

Cantatore

et al. 2020

IEEE Solid-State Circuits Lett.

View full text Add to dashboard Cite

published version features the final layout of the paper including the volume, issue and page numbers. Link to publication General rightsCopyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal.If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User

show abstract

Section: Measured Resultsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A 0.38-pJ/b Simplex and a 1.2-pJ/b Full-Duplex Chip-to-Chip Digital Communication Interface With Data Rate and Load Capacitance Adaptability

Shen

Cantatore

et al. 2020

IEEE Solid-State Circuits Lett.

View full text Add to dashboard Cite

show abstract

“…This voltage can be tuned for the required sensor throughput enabling the application to reach its minimum energy and power consumption. If the sensor and SoC need to be physically separated over longer distances, the transmission can be made differential to improve the reliability [16]. One such application is a wearable heart rate monitor, where the sensor is placed within a shirt close to the chest, while the SoC is placed on the sleeve to allow maximum exposure to skin and light.…”

Section: Sensing Interfacesmentioning

confidence: 99%

A Top-Down Approach to Building Battery-Less Self-Powered Systems for the Internet-of-Things

Yahya

Lukas

Calhoun

2018

JLPEA

View full text Add to dashboard Cite

This paper presents a top-down methodology for designing battery-less systems for the Internet-of-Things (IoT). We start by extracting features from a target IoT application and the environment in which it will be deployed. We then present strategies to translate these features into design choices that optimize the system and improve its reliability. We look into how to use these features to build the digital subsystem by determining the blocks to implement, the digital architecture, the clock rate of the system, the memory capacity, and the low power states. We also review how these features impact the choice of energy harvesting power management units.

show abstract

A 3.77 nW, 11.4 fJ/b/mm link for reliable wireline communication in ultra-low power on-body sensor networks

Cited by 2 publications

References 8 publications

A 0.38-pJ/b Simplex and a 1.2-pJ/b Full-Duplex Chip-to-Chip Digital Communication Interface With Data Rate and Load Capacitance Adaptability

A 0.38-pJ/b Simplex and a 1.2-pJ/b Full-Duplex Chip-to-Chip Digital Communication Interface With Data Rate and Load Capacitance Adaptability

A Top-Down Approach to Building Battery-Less Self-Powered Systems for the Internet-of-Things

Contact Info

Product

Resources

About