2020 IEEE Symposium on VLSI Circuits 2020
DOI: 10.1109/vlsicircuits18222.2020.9162824
|View full text |Cite
|
Sign up to set email alerts
|

A 3D-Stacked Cortex-M0 SoC with 20.3Gbps/mm2 7.1mW/mm2 Simultaneous Wireless Inter-Tier Data and Power Transfer

Abstract: This paper presents a 2-tier 3D-stacked Cortex-M0 SoC, in 65nm CMOS technology, with wireless inter-tier power and data transfer through an inductively coupled bus. The proposed design is the first implementation of a wireless link as part of a standard SoC bus, and achieves 20.3Gbps/mm 2 data, and 7.1mW/mm 2 power transfer simultaneously through a 250 µm channel. This also makes it the smallest ever reported inductive data and power link.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(6 citation statements)
references
References 2 publications
0
6
0
Order By: Relevance
“…To overcome these challenges, PWC is being investigated as a wireless 3D integration technology [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32] as described in Sec. I.…”
Section: D Chip Stacking With Pwc Technology a Wired Connection And Pwcmentioning
confidence: 99%
See 4 more Smart Citations
“…To overcome these challenges, PWC is being investigated as a wireless 3D integration technology [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32] as described in Sec. I.…”
Section: D Chip Stacking With Pwc Technology a Wired Connection And Pwcmentioning
confidence: 99%
“…Contrast to the capacitive coupling, since the magnetic field is not be attenuated by the silicon substrate, multiple-chip stacking is possible with the inductive coupling. As a result, inductive coupling has been widely investigated as an PWC technology for 3D integration [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32].…”
Section: D Chip Stacking With Pwc Technology a Wired Connection And Pwcmentioning
confidence: 99%
See 3 more Smart Citations