2012 IEEE International Symposium on Circuits and Systems 2012
DOI: 10.1109/iscas.2012.6271598
|View full text |Cite
|
Sign up to set email alerts
|

A 40 Gbps optical receiver analog front-end in 65 nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(6 citation statements)
references
References 6 publications
0
5
0
Order By: Relevance
“…At 25 Gb/s, our W-APD provide a 1.7 dBm improvement over that of Yoshimatsu et al [7] while matching > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 4 that of Makita et al [8] at 40 Gb/s, as shown in figure 5. Reducing the TIA noise is an active area of research [16][17][18], with highly encouraging low noise of 14 pA/√Hz achieved at 40 Gb/s [16]. With the expected improvement in the TIA noise, it is imperative that the APDs should also be designed to exhibit low dark current and low excess noise to optimize the sensitivity.…”
Section: Resultsmentioning
confidence: 99%
“…At 25 Gb/s, our W-APD provide a 1.7 dBm improvement over that of Yoshimatsu et al [7] while matching > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 4 that of Makita et al [8] at 40 Gb/s, as shown in figure 5. Reducing the TIA noise is an active area of research [16][17][18], with highly encouraging low noise of 14 pA/√Hz achieved at 40 Gb/s [16]. With the expected improvement in the TIA noise, it is imperative that the APDs should also be designed to exhibit low dark current and low excess noise to optimize the sensitivity.…”
Section: Resultsmentioning
confidence: 99%
“…where ZT is the transimpedance gain, P, the power consumption and BW the system bandwidth. Compared with other designs from literature only [12] and [14] achieved a better FOM although our design has gain control and offset control for burst mode Data. The design from [16] has larger bandwidth but higher power consumption and no gain or offset control.…”
Section: IVmentioning
confidence: 69%
“…Alternative and more scalable transceiver configurations include 8x50Gb/s or 4x100Gb/s which call for wideband electrical transceivers with more stringent BW requirements >50GHz. However, most high-end TIAs, LAs and CDRs designed in CMOS technologies, operate with a BW of ~28GHz [12][13][14][15][16][17] and are not scalable for high data rates. We propose a receiver frontend operating at 64Gb/s with a bandwidth of 48GHz which would be compatible with a configuration of 6x64GB/s at 384Gb/s.…”
Section: Introductionmentioning
confidence: 99%
“…A high R load can reduce both P opt1 and P opt2 , although P opt2 dominates P opt1 up to the shot noise limit. As a reference, the black dashed line denotes the thermal noise limit for a CMOS-integrated PD-TIA circuit with a noise equivalent power (NEP) of 14 pA∕Hz 0.5 [16], which determines the required optical power of around −18 dBm. With R load 20 kΩ for a resistor-loaded PD, an optical power of −20 dBm or an optical energy of 1 fJ/bit for 10 Gbit/s is available, which are below those of a PD-TIA circuit.…”
Section: Research Articlementioning
confidence: 99%