A 5-20 GHz 5-Bit True Time Delay Circuit in 0.18 ㎛ CMOS Technology

Choi, Jae Young; Cho, Moon-Kyu; Baek, Dong‐Hyun; Kim, Jeong‐Geun

doi:10.5573/jsts.2013.13.3.193

Cited by 16 publications

(13 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Even if the total area is 4.0 × 1.4 mm 2 , the maximum IL is 25 dB and RL is not reported. Another example is described in [21]. This is a 5-bit TTD circuit with a delay from 3.3 to 106 ps operating at 5-20 GHz.…”

Section: V a P P L I C A T I O N : A M O N O L I T H I C G A A S mentioning

confidence: 99%

A true-time-delay networks design technique

Leggieri

Passi

Paolo

2014

Int. J. Microw. Wireless Technol.

View full text Add to dashboard Cite

A true-time-delay networks design technique alberto leggieri, davide passi and franco di paolo This paper proposes a technique to design wide band switched-line (SL) true-time-delay (TTD) networks, commonly used for phased array antenna (PAA) applications. This study investigates the constant-delay behavior of switched-line phase shifters based on single-pole double-throw (SPDT) switches. Circuit sizing starts by considering the effective S-parameters of the switches, to use their non-idealities as an integral part of the phase shift linearly dependent to the frequency and by considering, from the beginning, the possible spatial positioning of elements that allows the circuit feasibility as a design target. The aim of this study is to provide a technique suitable for the design of well-matched TTD networks with a flat delay in wide bandwidth. In this paper, we propose new design formulas for which we show a single-frequency implementation. A computational strategy is used to obtain numerical solutions of the derived equations with this study. Finally, a monolithic X-band TTD circuit example is shown.

show abstract

Section: V a P P L I C A T I O N : A M O N O L I T H I C G A A S mentioning

confidence: 99%

A true-time-delay networks design technique

Leggieri

Passi

Paolo

2014

Int. J. Microw. Wireless Technol.

View full text Add to dashboard Cite

show abstract

“…ecently, phased array antenna systems have been widely applied in modern radar and wireless communication systems owing to the development of costeffective electrically controllable beam-steering devices with the advancement of semiconductor technology. The widely utilized beam-steering devices for analog and hybrid phased array systems are the phase shifter and true-time delay (TTD) [1][2][3][4][5][6][7].…”

Section: Introductionmentioning

confidence: 99%

“…In a TTD, a delay is determined by the physical length of a transmission line (T-line) divided by the phase velocity of the delivered signal. Considering the unacceptable length of a real T-line in achieving the required delay time, an artificial T-line is employed by constructing a cascaded LC network of lumped inductors and capacitors [1], [6], [7]. However, due to the self-resonance frequency (SRF) of the capacitors and inductors used in an artificial T-line, the effective value of the passive components can significantly change when the working frequency is close to the self-resonance frequency (SRF).…”

Section: Introductionmentioning

confidence: 99%

A 5–11 GHz 8-bit Precision Passive True-Time Delay in 65-nm CMOS Technology

Song

Park²

2022

IEEE Access

View full text Add to dashboard Cite

In this paper, we present an 8-bit precision passive true-time delay (TTD) operating at 5-11 GHz in 65-nm CMOS technology. To achieve a precision time delay control, the 8-bit TTD employs a 4-bit time delay circuitry that utilizes two LC delay networks in parallel to reduce the effects of the nonideal lumped components and layout imbalance of a conventional TTD. To design an 8-bit TTD, a 4-bit TTD with conventional LC networks was also used for the 5 th bit to the 8 th bit (MSB) time-delay for coarse delay control. The implemented 8-bit TTD circuit achieved a minimum delay of 1.56 ps and a maximum delay of 400 ps, demonstrating the smallest loss per delay among the recently reported state-of-the-art silicon-based TTDs without dissipating any DC power and with a chip area of 2.76 ×1.01 mm 2 .INDEX TERMS CMOS, phased arrays, phase shifters, true-time delay.

show abstract

“…Different types of phase shifters have been reported in the literature over last two decades [6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23] in narrowband or wideband. One of the major challenges of a wideband phase shifter is to track any frequency over a wide spectrum without compromising other performances like loss, matching, and phase error.…”

Section: Introductionmentioning

confidence: 99%