2017
DOI: 10.1109/jssc.2016.2627544
|View full text |Cite
|
Sign up to set email alerts
|

A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
27
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 78 publications
(27 citation statements)
references
References 26 publications
0
27
0
Order By: Relevance
“…These voltage references should be insensitive to variations in process, temperature and supply voltage [1][2][3][4][5][6]. The performance of many mixed analog/digital systems is limited by inaccuracies and power supply noise coupling errors in integrated voltage references.…”
Section: Introductionmentioning
confidence: 99%
“…These voltage references should be insensitive to variations in process, temperature and supply voltage [1][2][3][4][5][6]. The performance of many mixed analog/digital systems is limited by inaccuracies and power supply noise coupling errors in integrated voltage references.…”
Section: Introductionmentioning
confidence: 99%
“…The LDO features very high PSRR over a wide frequency range and large load current range, low dropout voltage, and small overshoot and undershoot. Circuits [107], 2018 IEEE Nuclear and Space Radiation Effects Conference (NSREC) [109], and described in a patent application [110].…”
Section: Discussionmentioning
confidence: 99%
“…The thermal noise dominates at frequencies beyond 1kHz where the noise density is 40nV/Hz 1/2 . The primary noise contributor in LDOs is the voltage reference noise [24], and a lower LDO output noise can be obtained with a lower noise voltage reference [51,107]. In the proposed LDO, the reference voltage is externally generated.…”
Section: Psrr Measurementsmentioning
confidence: 99%
“…Dead-Time Circuit G ID (s) Figure 2.33 Control diagram of the LED driver with type II compensation network Equation 2.12 depicts that the LED driver with type II compensation network has four poles (P1≈1/R1C2, P2≈1/R2C1, P3=P4≈1/ O LC ) and two zeros (Z1≈1/R2C2, Z2≈1/RCO). For the loop gain design, the crossover frequency is set at fC≈fSW/7 by appropriately setting the first zero (Z1) and the second pole (P2) to introduce the crossover frequency, and placing the second zero (Z2) around the conjugate poles (P3 and P4) arising from the output LCO low-pass filter [14,30,86,119]. By this means, we are able to obtain good stability for the LED driver.…”
Section: Small-signal Modelingmentioning
confidence: 99%
“…Put simply, the slope compensation complicates the design. Figure 3.5 depicts the circuit schematic of the proposed ACC controller whose block diagram was earlier depicted in Figure 3 The current reference, IREF=VREF/RIL can be adjusted by the off-chip resistor RIL, [14], [119]. The cascode current mirror provides a wide output voltage swing at node B, thereby providing a wide PWM duty-cycle range.…”
Section: Proposed Designs and Circuitry Implementationsmentioning
confidence: 99%