Proceedings of the IEEE 2014 Custom Integrated Circuits Conference 2014
DOI: 10.1109/cicc.2014.6946124
|View full text |Cite
|
Sign up to set email alerts
|

A 5mW 250MS/s 12-bit synthesized digital to analog converter

Abstract: Design automation of analog circuits is becoming inevitable as CMOS technology scales, mainly because the extensive amount of design rule checks cannot be easily handled by manual analog design approaches. This paper presents a low-power 12-bit, 250MS/s digital-to-analog converter (DAC) completely implemented using standard digital design flows and automatic place and route (APR). This is a current-steering DAC, and because the layout of current cells and standard digital cells are APRed together, the resultin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
2
2
1

Relationship

1
4

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…Synthesizable analog blocks [7] were introduced a few decades ago and have continued to evolve, closely matching the performance obtainable by full custom designs. Prior works have described techniques for synthesizing analog blocks for UWB transmitters [8], PLLs [9], DACs [10], and other types of analog blocks [11][12][13]. This approach lowers engineering design costs, increases robustness, eases portability across PDKs, and continues to show promise even at advanced process nodes [14][15][16] 4.…”
Section: Analog Generator Architecturementioning
confidence: 99%
“…Synthesizable analog blocks [7] were introduced a few decades ago and have continued to evolve, closely matching the performance obtainable by full custom designs. Prior works have described techniques for synthesizing analog blocks for UWB transmitters [8], PLLs [9], DACs [10], and other types of analog blocks [11][12][13]. This approach lowers engineering design costs, increases robustness, eases portability across PDKs, and continues to show promise even at advanced process nodes [14][15][16] 4.…”
Section: Analog Generator Architecturementioning
confidence: 99%
“…Given the above limitations, there has been an increas-ing research interest towards the implementation of traditional analog blocks by low-cost CMOS digital-based replacements. This concept has been previously proposed in all-digital phase-locked loops (PLLs) [17]- [19], Analogto-Digital-Converters (ADCs) [20]- [34], Digital-to-Analog Converters (DACs) [20], [35]- [38], Low-Dropout Regulators (LDOs) [39]- [44], switching-mode power converters [45], [46], filters [47], [48], voltage references [49]- [51], temperature sensors [52], oscillators [53] and Operational Transconductance Amplifiers (OTAs) [54]- [63]. Most of these solutions achieve relevant area reduction and power savings compared to traditional analog solutions with similar performance, as shown in Fig.…”
Section: Introductionmentioning
confidence: 99%
“…In Ref. [5], a synthesized multistage noise-shaping (MASH) sigma-delta (ΣΔ) modulator is reported. It is made possible by creating an analog library, includ-ing opamp, comparator, transmission gate, and unit capacitor.…”
mentioning
confidence: 99%