2019 27th Iranian Conference on Electrical Engineering (ICEE) 2019
DOI: 10.1109/iraniancee.2019.8786439
|View full text |Cite
|
Sign up to set email alerts
|

A 6-bit 100-MS/s Fully-Digital Time-Based Analog-to-Digital Converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 9 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…9. Since linearity is the most important characteristic of time-based circuits [18], the delay transfer function of the proposed circuit was measured, Fig. 10.…”
Section: Measurements Resultsmentioning
confidence: 99%
“…9. Since linearity is the most important characteristic of time-based circuits [18], the delay transfer function of the proposed circuit was measured, Fig. 10.…”
Section: Measurements Resultsmentioning
confidence: 99%
“…A lot of research is done to improve the performance of the VTC circuit. Circuits in [16] and [26][27][28][29][30][31][32][33][34][35] are proposed to overcome the previously mentioned limitations of the conventional VTC circuit. In [16], a linearization circuit is proposed to achieve a maximum linearity error of 2%.…”
Section: Novel Trends and Future Workmentioning
confidence: 99%
“…In [34], although the proposed VTC achieves a better dynamic range of 400mV, the power consumption of this design is relatively high (3.35mW). In [35], a fully digital time-based ADC is proposed to reduce the chip area at which the power consumption is reduced to 380μW.…”
Section: Novel Trends and Future Workmentioning
confidence: 99%
“…Many modified VTC circuits have been proposed by researchers [3][4][5][6][7][8][9][10][11][12] to overcome the previously mentioned drawbacks of the conventional VTC circuit. However, these circuits are not sufficiently linear and have low resolution.…”
Section: Introductionmentioning
confidence: 99%
“…In Reference [11], a modified VTC is introduced to increase the linearity but the power consumption of this design is high (3.35 mW), and the input dynamic range is limited to 400 mV. In Reference [12], a fully digital time-based ADC is proposed to reduce the chip area at which the power consumption is reduced to 380 µW but still relatively high.…”
Section: Introductionmentioning
confidence: 99%