Design, Automation and Test in Europe
DOI: 10.1109/date.2005.3
|View full text |Cite
|
Sign up to set email alerts
|

A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18µm Digital CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 6 publications
0
4
0
Order By: Relevance
“…Before turning to our numerical experiments, we briefly outline our implementation (Andersen, 2018). The code is written in Python and performs the following steps:…”
Section: Methodsmentioning
confidence: 99%
“…Before turning to our numerical experiments, we briefly outline our implementation (Andersen, 2018). The code is written in Python and performs the following steps:…”
Section: Methodsmentioning
confidence: 99%
“…It is often implemented using a parser like CVX [20] and YALMIP [21] that converts mathematical expressions into a compatible data format for the solver, but this process is very slow, and usually destroys the inherent structure in the problem. Solver-specific implementations of clique tree conversion like SparseColo [22,23] and OPFSDR [24] are much faster while also preserving the structure of the problem for the solver. Nevertheless, the off-the-shelf solver is itself structure-agnotistic, so an improved complexity figure cannot be guaranteed.…”
Section: Comparisons To Prior Workmentioning
confidence: 99%
“…Define H and q according to (24). Then, under Assumption 1: (ii) We partition H into [H i,j ] i,j=1 to reveal a block sparsity pattern that coincides with the adjacency matrix of T : Incorporating the block topological permutation of Lemma 5 within any offthe-self interior-point method yields a fast interior-point method with overall time complexity of O(n 1.5 log(1/ )).…”
Section: Dualized Clique Tree Conversionmentioning
confidence: 99%
“…In recent years pipeline ADC architecture becomes more attractive to achieve these SFDR requirements for high sampling rates with a standard CMOS process due to its insensitivity to offsets in comparators and operational amplifiers by using redundancy and digital correction [3,18,20]. Operational amplifier sharing technique is used to achieve low-power consumption and lowarea requirements [15].…”
Section: Introductionmentioning
confidence: 99%