We present a fully programmable frequency divider for highispeed CMOS applications. High degree of pipelining makes the maximum clock rate independent of the number of bits in the divider. A maximum operating frequency of 400 MHz has been measured on dividers implemented in a lpm CMOS process.