2019
DOI: 10.1109/jssc.2019.2939077
|View full text |Cite
|
Sign up to set email alerts
|

A Bio-Impedance Readout IC With Digital-Assisted Baseline Cancellation for Two-Electrode Measurement

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
34
0
2

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 48 publications
(36 citation statements)
references
References 19 publications
0
34
0
2
Order By: Relevance
“…It can be seen that the performance of the dedicated bio-signal acquisition ASIC is relatively good. Since the reconfigurable architecture presented in this article has a current balanced IA (CBIA) architecture, it can fundamentally achieve the previously announced CBIA voltage noise level [7,19,20]. An appropriate paper to compare with the ideas pursued in this article is IMEC Xu's 2018 paper.…”
Section: Fabrication and Measurement Resultsmentioning
confidence: 99%
“…It can be seen that the performance of the dedicated bio-signal acquisition ASIC is relatively good. Since the reconfigurable architecture presented in this article has a current balanced IA (CBIA) architecture, it can fundamentally achieve the previously announced CBIA voltage noise level [7,19,20]. An appropriate paper to compare with the ideas pursued in this article is IMEC Xu's 2018 paper.…”
Section: Fabrication and Measurement Resultsmentioning
confidence: 99%
“…This is because the center frequency of the BPF is controlled by the frequency of an external clock, rather than g m of the transconductors, therefore ω 0 can be precisely controlled over process, voltage, and temperature (PVT) variations. A chopper-based mixer with a sequentially varying clock frequency and a subsequent LPF stage was used in [59] where its operational principle is similar to that of lock-in amplifiers, also commonly used in bio-impedance sensors [52], [70]. This architecture achieved a 60 nW ultra-low-power consumption, however, because it sequentially demodulates over the desired frequency band, it cannot perform the filtering operation over its entire frequency range at once.…”
Section: Discussionmentioning
confidence: 99%
“…The output of SRO is divided coarsely by N times using D Flip-Flop (D-FF) and the C REF of FLL circuit is fine controlled through proper sizing. The complete transfer function H BPF (s) of the proposed time-domain BPF is given in (5). Its center frequency ω 0 and Q-factor are given in (6) where the Q-factor is designed as 2 for each BPF channel by proper sizing of the switching transistors in the SROs.…”
Section: B Time-domain Band-pass Filtermentioning
confidence: 99%
“…However, most of them traded off between power and latency. In [3], a 142 nW VAD IC using sequential mixer-based FEx was proposed where the operational principle is similar to that used for bio-impedance sensors [4], [5]. However, this sequential frequency scanning is too undersampled for the KWS and results in a 512 ms latency for VAD.…”
Section: Introductionmentioning
confidence: 99%