2016 46th European Microwave Conference (EuMC) 2016
DOI: 10.1109/eumc.2016.7824520
|View full text |Cite
|
Sign up to set email alerts
|

A broadband frequency ramp generator for very fast network analysis based on a fractional-N phase locked loop

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
5
2

Relationship

4
3

Authors

Journals

citations
Cited by 12 publications
(11 citation statements)
references
References 5 publications
0
11
0
Order By: Relevance
“…Inside the generators, PLL concepts are used to achieve a high output frequency. Due to the relatively low reference frequency, high divider factors inside the PLL have to be used, which increase the noise transfer from the PLL components to the output [13]. Furthermore, the high thermal capacity of the laboratory signal generators leads to a long-term phase drift between the FPGA clock and the clock of the D-FF.…”
Section: System Overviewmentioning
confidence: 99%
“…Inside the generators, PLL concepts are used to achieve a high output frequency. Due to the relatively low reference frequency, high divider factors inside the PLL have to be used, which increase the noise transfer from the PLL components to the output [13]. Furthermore, the high thermal capacity of the laboratory signal generators leads to a long-term phase drift between the FPGA clock and the clock of the D-FF.…”
Section: System Overviewmentioning
confidence: 99%
“…A block diagram of the MWT system including the DAU and a photograph of the eight-port sensor are shown in Figure 6. The synthesizer is one of the key components of the system, and its implementation is similar to that presented in [32]. It generates two signals x I and x II , whose frequencies are linearly varied from the start to the stop frequency, e.g., 0.7 to 5.5 GHz, and differ by a small offset, e.g., ∆ f = 200 kHz.…”
Section: Data Acquisition and Signal Processingmentioning
confidence: 99%
“…For FMCW signal generation, we utilize our previously developed synthesizer based on fractional-N phase locked loops (PLL) [30], whose block diagram is shown in figure 3. The linear frequency ramp is synthesized in the frequency range from 8.4 GHz to 13.6 GHz (VCO 1 ) and is mixed down to the desired frequency range with a constant frequency of 14 GHz (VCO 2 ).…”
Section: Hardware Conceptmentioning
confidence: 99%
“…To achieve a high accuracy, the synthesizer must generate an analog frequency ramp with a very high linearity [28]. Therefore, in previous work [30] we developed an FMCW synthesizer, which provides a very high ramp linearity as well as a significantly lower ramp sweep time and a larger frequency range than previously published synthesizers [28,29].…”
Section: Introductionmentioning
confidence: 99%