A CMOS based low power digitally controlled oscillator design with MOS varactor

Dabas, Shweta; Kumar, Manoj

doi:10.1007/s10470-019-01476-0

Cited by 3 publications

(1 citation statement)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In certain applications, electronic systems require a xed frequency range instead of a variable range of frequencies. For these speci c scenarios, Digital Controlled Oscillator (DCO) circuits offer the advantage of generating a xed range of frequencies with reduced power consumption [10,12].…”

Section: Introductionmentioning

confidence: 99%

A Low Power Hybrid DCO using Three transistor (3-T) XNOR gate, CMOS and Pseudo-NMOS inverter

bagri,

kumar,

kumar

2023

Preprint

Self Cite

View full text Add to dashboard Cite

This research article presents a comprehensive investigation of three-bit hybrid-digitally controlled ring oscillator (HDCRO) implemented with TMSC 90nm CMOS technology.The hybrid circuit HDCRO comprises of three distinct delay stages, namely XNOR-based inverter, a CMOS inverter, and a Pseudo-NMOS inverter, all of which have been designed utilizing an inversion MOS varactor (IMOS). Furthermore, the investigation explores the output frequency variation in the load element of the HDCRO by adjusting the capacitance of the digitally controlled MOS varactors. This frequency variation occurs as a result of changing the digital control bits of the MOS varactors at a supply voltage of 0.7 V. The proposed HDCRO demonstrates an oscillation frequency range of 2.558 GHz to 2.649 GHz, with power consumption varying from 3.638 mW to 1.046 mW, and phase noise from -68.070 dB@1 MHz to -67.654 dB@1 MHz relative to the central oscillation frequency. Moreover, by applying a supply voltage variation between 0.5 V and 1 V, a wider frequency tuning range of 1.238 GHz to 4.438 GHz is achieved. This extended tuning range exhibits power consumption variation from 2.785 µW to 54.66 mW, and phase noise from -68.812 dB@1 MHz to -65.445 dB@1 MHz relative to the central oscillation frequency. In summary, this study presents a novel HDCRO architecture that demonstrates excellent performance in terms of frequency range, power consumption and phase noise. The proposed design offers advantages of high speed, low-power and good frequency range; thus has a promising prospect of application in high-performance integrated circuits.

show abstract

Section: Introductionmentioning

confidence: 99%