2012
DOI: 10.1155/2012/163542
|View full text |Cite
|
Sign up to set email alerts
|

A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance

Abstract: We propose afast data relay(FDR) mechanism to enhance existing CGRA (coarse-grained reconfigurable architecture). FDR can not only provide multicycle data transmission in concurrent with computations but also convert resource-demanding inter-processing-element global data accesses into local data accesses to avoid communication congestion. We also propose the supporting compiler techniques that can efficiently utilize the FDR feature to achieve higher performance for a variety of applications. Our results on F… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2018
2018
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 19 publications
0
2
0
Order By: Relevance
“…The green arrows, on the other hand, can enable the results from one RC to pass directly to the next RC in the vertical direction. This type of direct data transmission method is inspired by the FDR-CGRA [36] to reduce the global memory communication congestion. The local data bus is designed for data transmission between SBUs and RCs.…”
Section: A the Overview Of Sdt-cgramentioning
confidence: 99%
“…The green arrows, on the other hand, can enable the results from one RC to pass directly to the next RC in the vertical direction. This type of direct data transmission method is inspired by the FDR-CGRA [36] to reduce the global memory communication congestion. The local data bus is designed for data transmission between SBUs and RCs.…”
Section: A the Overview Of Sdt-cgramentioning
confidence: 99%
“…CGRAs consist of an array of functional units (FUs) interconnected by a mesh style network [9], with distributed register files to hold temporary values. This array of FUs provides computational power that is capable of doing byte-or word-level computations efficiently [10]. From the perspective of design methodology, in contrast to fine-grained bit-level FPGAs, CGRAs feature shorter synthesis and reconfiguration time by allowing easier mapping to the coarse-grained blocks with less configuration data compared to fine-grained FPGAs.…”
Section: Cgramentioning
confidence: 99%