2016 IEEE International Symposium on Circuits and Systems (ISCAS) 2016
DOI: 10.1109/iscas.2016.7527490
|View full text |Cite
|
Sign up to set email alerts
|

A compact low-power VLSI architecture for real-time sleep stage classification

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…The accuracy level of the sleep stage classifier is higher in FPGA implementation when compared to MATLAB Simulation. 141 Most of the medical device's sensor is designed based on FET (Field Effect Transistor) 142 proposed a REFET (Reference Field Effect Transistor) base IMD. Identical FET which does not react on the ion concentration to be measured is known as REFET.…”
Section: Survey On Vlsi Based Materials Used In Bio-medicalmentioning
confidence: 99%
“…The accuracy level of the sleep stage classifier is higher in FPGA implementation when compared to MATLAB Simulation. 141 Most of the medical device's sensor is designed based on FET (Field Effect Transistor) 142 proposed a REFET (Reference Field Effect Transistor) base IMD. Identical FET which does not react on the ion concentration to be measured is known as REFET.…”
Section: Survey On Vlsi Based Materials Used In Bio-medicalmentioning
confidence: 99%