Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems 2014
DOI: 10.1145/2656106.2656110
|View full text |Cite
|
Sign up to set email alerts
|

A compilation flow for parametric dataflow

Abstract: Efficient programming of signal processing applications on embedded systems is a complex problem. High level models such as Synchronous dataflow (SDF) have been privileged candidates for dealing with this complexity. These models permit to express inherent application parallelism, as well as analysis for both verification and optimization. Parametric dataflow models aim at providing sufficient dynamicity to model new applications, while at the same time maintaining the high level of analyzability needed for ef… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
references
References 30 publications
0
0
0
Order By: Relevance