2020
DOI: 10.1016/j.micpro.2020.103174
|View full text |Cite
|
Sign up to set email alerts
|

A configurable multiplex data transfer model for asynchronous and heterogeneous FPGA accelerators on single DMA device

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 34 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?