A contemporaneous input vector monitoring Bist architechture using memory

Slacer, Priscilla Packia; Priyadharshini, R. Indra; Benila, A.; Rajam, P. Pattunna; Jacob, J. Joyce

doi:10.1063/5.0074185

Search citation statements

Order By: Relevance

Paper Sections

Select...

Disadvantages Of Sram Typically Costs More and Takes Up More...1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Article1

Other1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

(1 citation statement)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…SRAM requires nearly no power when idle since the amount of power it uses depends on how frequently it is accessed. At higher rates, SRAM will nevertheless use the same amount of power as DRAM [7] [13].…”

Section: Disadvantages Of Sram Typically Costs More and Takes Up More...mentioning

confidence: 99%

Performance Analysis Of SRAM and Dram in Low Power Application

Yuvaraj,

Padmanaban,

PraveenKumar

et al. 2023

E3S Web Conf.

View full text Add to dashboard Cite

All electronic systems must function quickly in the current environment, and 80 percent of electronic chips have memory components. SRAM (Static Random Access Memory) has thus become a major key component in many VLSI Chips in order to reduce the size of the memory chips, to increase the speed, to reduce leakage current, and to increase the power efficiency. Due to its high storage density and quick access time, it has also become a popular data storage device. SRAM has been given priority in the research community due to the recent sharp development in low power and low voltage memory devices. In this study, the design and performance of SRAM and DRAM cells were analyzed. This paper outlines the development and application of modified 6T SRAM cell with increased power efficiency.

show abstract

Section: Disadvantages Of Sram Typically Costs More and Takes Up More...mentioning

confidence: 99%