A current-mode delay-line with continuous-time offset compensation

In this paper time delay calculations for a current-mode circuit are considered and an equivalent circuit model for delay estimation is developed. The relation obtained for the time delay can be adapted to any CMOS current-mode circuit. The proposed calculation method is verified with SPICE using 0.35 mu m TSMC MOSIS technology parameters.Chamber Elect Engineers Bursa Branch; Istanbul Techn Univ, Fac Elect & Elect Engn; Uludag Univ, Dept Elect & Elect Engn; IEEE, Reg 8; IEEE Turkey Sect, CAS Chapter; Sci & Technol Res Council Turke

show abstract

Time delay calculation in current-mode circuits

Kurnaz

Mınaeı

Göknar

2013

2013 8th International Conference on Electrical and Electronics Engineering (ELECO)

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A current-mode delay-line with continuous-time offset compensation

Cited by 1 publication

References 11 publications

Time delay calculation in current-mode circuits

Time delay calculation in current-mode circuits

Contact Info

Product

Resources

About