2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) 2013
DOI: 10.1109/lascas.2013.6519040
|View full text |Cite
|
Sign up to set email alerts
|

A current-starved inverter-based differential amplifier design for ultra-low power applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
5
2
2

Relationship

0
9

Authors

Journals

citations
Cited by 24 publications
(12 citation statements)
references
References 16 publications
0
12
0
Order By: Relevance
“…Using 12 VDC high power source is more easy to design and build an inverter than using 5 VDC low power source from powerbank. It's because low power source such as powerbank, has a low voltage and low current so is more complex to converting DC to AC with sinusoidal wave form, specially for efficiency [11]. The method usually uses, is multilevel inverter with unipolar PWM or two level inverter with bipolar PWM [2][4][5] [6].…”
Section: Resultsmentioning
confidence: 99%
“…Using 12 VDC high power source is more easy to design and build an inverter than using 5 VDC low power source from powerbank. It's because low power source such as powerbank, has a low voltage and low current so is more complex to converting DC to AC with sinusoidal wave form, specially for efficiency [11]. The method usually uses, is multilevel inverter with unipolar PWM or two level inverter with bipolar PWM [2][4][5] [6].…”
Section: Resultsmentioning
confidence: 99%
“…(1) The designed Op-Amp consumes 0.47 µW. This power dissipation is one of the lowest reported [45,46]. Table I summarizes the amplifier's specifications in addition to comparing our work to other similar designs.…”
Section: A Low Power Noise Immune Current Conveyormentioning
confidence: 97%
“…Instead of using power hungry front end amplifiers; a wide swing folded cascade amplifier Fig. 5 is used for its high gain and stability [45]. Power dissipation is minimized since the Op-Amp is designed to operate in the subthreshold region.…”
Section: A Low Power Noise Immune Current Conveyormentioning
confidence: 99%
“…The Class-C inverter-based OTA topology is shown in Figure 8 (Wilson, et al, 2013). To reduce power consumption, the OTA is operated at 0.9V supply voltage as opposed to the nominal 1.8V supply voltage for the 0.18m CMOS process.…”
Section: Proposed Tia Designmentioning
confidence: 99%