A Design Technique for Concurrent Dual-Band Harmonic Tuned Power Amplifier

Abstract

In this paper, a novel technique to design concurrent dual-band high-efficiency harmonic tuned (HT) power amplifiers (PAs) is presented. The proposed approach is based on a methodology developed to design multifrequency passive matching networks, which allows concurrent operability. The network design criterion is heavily investigated and later generalized both from the theoretical and practical point of view. The design, realization, and the complete characterization of a concurrent dual-band high-efficiency HT PA is finally described. A 1-mm gate periphery GaN HEMT device was used for the design and realization of the PA operating concurrently at 2.45 and 3.3 GHz. The measurement results have shown 53% and 46% drain efficiency at 33-and 32.5-dBm output power in the two targeted bands if operated in continuous wave single mode. In concurrent mode, 35% average efficiency was achieved with two simultaneously applied orthogonal frequencydivision multiplexing signals.Index Terms-Dual band, harmonic matching, high efficiency, impedance buffer (IB), power amplifier (PA).

Concurrent tri-band power amplifier based on novel tri-band impedance transformer

“…With the same bias condition, the transistor could normally have different optimum impedance for each band. [1,2,3,4,5,6,7] Directly transform 50 Ohm to three complex impedances (i.e., Z 1 , Z 2 and Z 3 ) simultaneously, with a high order of numerical optimisations. In this work, we turn the impedance matching to admittance matching, and two parallel networks are employed to meeting the requirements for each part of admittance (i.e., Y 1 , Y 2 and Y 3 ) (show in Fig.…”

“…As a result, concurrent dual-band/tri-band PAs are preferred. Several multi-band PAs consider the load matching network as a whole [1,2,3,4,5,6,7]. In these works, the performances at the desired frequency bands can be optimized to state-of-the-art by using fundamental or harmonic tuning.…”

Effect of Second and Third Harmonic Input Impedances in a Class-F Amplifier

“…The circuit topologies for the matching networks in the class-F design are shown in Figure 10 and the matching networks can be designed using the impedance buffer methodology described in [24]. With Figure 10.…”

CMOS Integrated Switched-Mode Transmitters for Wireless Communication

“…change the frequency of operation, or reconfigurable PAs, as well as output networks allowing for concurrent multi-band operation (Colantonio et al, 2008). In such digitally assisted systems the use of CMOS technology, also for the PA, may lead to a higher level of integration.…”