2021 IEEE Nordic Circuits and Systems Conference (NorCAS) 2021
DOI: 10.1109/norcas53631.2021.9599651
|View full text |Cite
|
Sign up to set email alerts
|

A digital switching scheme to reduce DAC glitches using code-dependent randomization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 11 publications
0
3
0
Order By: Relevance
“…Furthermore, considering the area versus matching trade-off, this solution enables an improvement by a factor √ 2 of the matching performance of the DAC for the same area of the unit current source. Finally, a conventional switching scheme has been adopted since the implementation of code-dependent randomization techniques to suppress the deterministic gradient error of the DAC would have had a negligible impact on the system performance [33], [34], [35].…”
Section: A Bjt Corementioning
confidence: 99%
“…Furthermore, considering the area versus matching trade-off, this solution enables an improvement by a factor √ 2 of the matching performance of the DAC for the same area of the unit current source. Finally, a conventional switching scheme has been adopted since the implementation of code-dependent randomization techniques to suppress the deterministic gradient error of the DAC would have had a negligible impact on the system performance [33], [34], [35].…”
Section: A Bjt Corementioning
confidence: 99%
“…However, it does not avoid complementary bit transitions that lead to DAC glitches. Both implementations require a register to keep the previous state, thus adding extra clock load that [67] increases the power consumption.…”
Section: Enhancement Techniquesmentioning
confidence: 99%
“…On the other hand, an switching block to reduce the DAC glitches, switching activity and generate code-dependent randomization with no added clock load has been proposed and presented in Fig. 3.29 [67]. The input-output mapping state is changed once a complementary switching transition is identified by the decoding logic.…”
Section: Enhancement Techniquesmentioning
confidence: 99%