2018
DOI: 10.1109/jssc.2017.2759117
|View full text |Cite
|
Sign up to set email alerts
|

A Digitally Controlled Fully Integrated Voltage Regulator With On-Die Solenoid Inductor With Planar Magnetic Core in 14-nm Tri-Gate CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
20
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 48 publications
(23 citation statements)
references
References 6 publications
0
20
0
Order By: Relevance
“…This is one of the major challenges in FIVRs. For example, in Krishnamurthy et al, 18 the inductor loss is about 60% of the total power losses. As mentioned before, due to the dual‐path structure of the proposed FIVR, the average current flowing through the inductor is less than the load current, and therefore, the inductor power loss is decreased.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…This is one of the major challenges in FIVRs. For example, in Krishnamurthy et al, 18 the inductor loss is about 60% of the total power losses. As mentioned before, due to the dual‐path structure of the proposed FIVR, the average current flowing through the inductor is less than the load current, and therefore, the inductor power loss is decreased.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…14 The cascode buck converter as a conventional topology is used which can be driven by voltages higher than the maximum allowable process voltage. 12,[15][16][17][18][19][20] Two added transistors in cascode structure increase the converter conduction losses, and thus, larger transistors should be used to mitigate these losses. Larger transistors would have higher switching losses which becomes significant at high frequencies.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…MEMS packaging technologies are adopted for PwrSoC integration as an alternative for common packaging architectures such as leadedframe power modules and PCB-embedded power modules. There are 2D/2.5D packaging architectures that use wire bonding 103 or flip-chip bonding techniques 104 . On the other hand, 3D packaging architectures refer to the vertical stacking of ICs using TSV-based Si interposers.…”
Section: Packaging Technology For Pwrsocmentioning
confidence: 99%
“…With the development of electronic information industry, there was an increasing demand for the integration, miniaturization, and high frequency electromagnetic devices [1][2][3]. The compact inductors are indispensable passive component for radio frequency (RF) devices such as amplifiers, power transformers, and oscillators [4].…”
Section: Introductionmentioning
confidence: 99%