2018 IEEE International Conference on Autonomic Computing (ICAC) 2018
DOI: 10.1109/icac.2018.00021
|View full text |Cite
|
Sign up to set email alerts
|

A Domain-Specific Language for Autonomic Managers in FPGA Reconfigurable Architectures

Abstract: Field Programmable Gate Array (FPGA) architectures are suitable hardware platforms for systems that need high performance and flexibility, because they support dynamic partial reconfiguration (DPR) to implement adaptive hardware algorithms e.g., for performance or energy efficiency. They are used for example in embedded systems such as UAV, e.g. for video processing. It is a challenge to design Autonomic Managers for such highly dynamic systems, taking into account the combinatorial design space of configurati… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…The Perspectives are in several directions, amongst which we are currently implementing the case study of a video tracking system on a DPR FPGA, for which the bitstream implementations are ongoing. Moreover we are definining a DSL [6] allowing to describe architecture and application and objectives for automatic generation of the automata models and generation of the manager runtime code. We will exploit modularity supported by Heptagon/BZR [5] to control complex DPR FPGA architectures for scalability of design space exploration.…”
Section: Perspectivesmentioning
confidence: 99%
“…The Perspectives are in several directions, amongst which we are currently implementing the case study of a video tracking system on a DPR FPGA, for which the bitstream implementations are ongoing. Moreover we are definining a DSL [6] allowing to describe architecture and application and objectives for automatic generation of the automata models and generation of the manager runtime code. We will exploit modularity supported by Heptagon/BZR [5] to control complex DPR FPGA architectures for scalability of design space exploration.…”
Section: Perspectivesmentioning
confidence: 99%