2016 IEEE International Workshop on Signal Processing Systems (SiPS) 2016
DOI: 10.1109/sips.2016.45
|View full text |Cite
|
Sign up to set email alerts
|

A Dual-Stage, Ultra-Low-Power Acoustic Event Detection System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
17
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(17 citation statements)
references
References 17 publications
0
17
0
Order By: Relevance
“…The comparison between the five approaches in term of system risk (energy-inefficiency), energy consumption, falsealarm and miss rates are given in Figures 11,12,13,14, respectively. From Fig.…”
Section: Resultsmentioning
confidence: 99%
See 3 more Smart Citations
“…The comparison between the five approaches in term of system risk (energy-inefficiency), energy consumption, falsealarm and miss rates are given in Figures 11,12,13,14, respectively. From Fig.…”
Section: Resultsmentioning
confidence: 99%
“…Finally, µ is the adaptation step size. Then (13) is equivalent to (12), provided that the features' likelihood ratios are monotonic.…”
Section: B System Model and Optimizationmentioning
confidence: 99%
See 2 more Smart Citations
“…Covering the last 12 years (Jan 2010 -Dec 2021), we found several hardware implementations of VAD (either mea- sured or simulated at the device level using foundry PDKs) [5]- [25]. This includes digital ( [5], [7], [16], [18], [20], [21]), analog ( [8], [10]), and mixed-signal ( [6], [9], [17], [19], [22]- [25]) designs along with some implementations on Field Programmable Gate Array (FPGA) ( [13], [14]), Field Programmable Analog Array (FPAA) ( [12]), Digital Signal Processor (DSP) ( [15]), and Neuromorphic platforms (e.g. Intel Loihi [26]) ( [11]), see Fig.…”
mentioning
confidence: 99%