2024
DOI: 10.1587/elex.21.20240172
|View full text |Cite
|
Sign up to set email alerts
|

A fast-transient dual loop LDO with high PSR

Hang Fang,
Gang Jin,
Weifeng Liu
et al.

Abstract: In this work, the design of a 0.18μm CMOS dual loop capacitor-less low-dropout regulator (LDO) to achieve fast-transient response and good power supple rejection (PSR) is proposed for system-on-chip (SoC) power supply. The proposed LDO has a high slew-rate fast loop for enhancing transient response capability, and the high gain slow loop to improve PSR. Results show that the LDO consumes 100μA quiescent current, delivering a 50mA load current over a 30pF load. The maximum transient output-voltage variation is … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 30 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?