Proceedings of Technical Program of 2012 VLSI Design, Automation and Test 2012
DOI: 10.1109/vlsi-dat.2012.6212624
|View full text |Cite
|
Sign up to set email alerts
|

A fault-tolerant PE array based matrix multiplier design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
28
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(28 citation statements)
references
References 5 publications
0
28
0
Order By: Relevance
“…In this paper, we propose a highly fault-tolerant approach for a systolic array executing Cannon's algorithm for matrix multiplication. We observe that the main limitation of the previous work [30] lies in the necessity to find a fault-free column (even in the form of a twisted column). Consequently, the previous work is only suitable for situations where the number of faulty PEs is relatively low.…”
Section: Introductionmentioning
confidence: 82%
See 4 more Smart Citations
“…In this paper, we propose a highly fault-tolerant approach for a systolic array executing Cannon's algorithm for matrix multiplication. We observe that the main limitation of the previous work [30] lies in the necessity to find a fault-free column (even in the form of a twisted column). Consequently, the previous work is only suitable for situations where the number of faulty PEs is relatively low.…”
Section: Introductionmentioning
confidence: 82%
“…Jan and Huang [30] discuss the fault-tolerant design of a systolic array executing Cannon's algorithm [1] for matrix multiplications. Their basic idea involves assigning the task of a faulty PE to a fault-free PE for execution.…”
Section: Introductionmentioning
confidence: 99%
See 3 more Smart Citations