2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) 2015
DOI: 10.1109/edssc.2015.7285065
|View full text |Cite
|
Sign up to set email alerts
|

A floorplan-aware high-level synthesis technique with delay-variation tolerance

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2017
2017

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…Several static-delay-variation aware high-level synthesis algorithms are proposed [2,3]. But most of them assume only static delay variation due to process variation and cannot be applied to dynamic delay variation.…”
Section: Introductionmentioning
confidence: 99%
“…Several static-delay-variation aware high-level synthesis algorithms are proposed [2,3]. But most of them assume only static delay variation due to process variation and cannot be applied to dynamic delay variation.…”
Section: Introductionmentioning
confidence: 99%