2020
DOI: 10.1007/978-3-030-51074-9_25
|View full text |Cite
|
Sign up to set email alerts
|

A Formally Verified, Optimized Monitor for Metric First-Order Dynamic Logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
7
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 22 publications
(9 citation statements)
references
References 39 publications
0
7
0
Order By: Relevance
“…This precludes the possibility of weaving the monitor within the client component. To achieve a model that can handle these requirements, we restrict ourselves to outline monitors [8,4], which are decoupled from the process-under-scrutiny as concurrent units of code that can be more readily deployed over a black-box component; outline monitors are also easier to verify for correctness via compositional techniques [16,18,19,9,23,20]. Our model focusses on the communication occurring on the channel between the client and the server -and we assume such communication to be synchronous and reliable.…”
Section: Monitor and Instrumentation Designmentioning
confidence: 99%
“…This precludes the possibility of weaving the monitor within the client component. To achieve a model that can handle these requirements, we restrict ourselves to outline monitors [8,4], which are decoupled from the process-under-scrutiny as concurrent units of code that can be more readily deployed over a black-box component; outline monitors are also easier to verify for correctness via compositional techniques [16,18,19,9,23,20]. Our model focusses on the communication occurring on the channel between the client and the server -and we assume such communication to be synchronous and reliable.…”
Section: Monitor and Instrumentation Designmentioning
confidence: 99%
“…A similar result can be achieved without external code by moving the global memory to the heap and using the standard Rust thread logic. 3 The correctness of this approach is an immediate consequence of the correctness of the evaluation order and memory locality of streams. In particular, the independence of streams within the same evaluation layer and the pureness of the functions are crucial.…”
Section: Concurrent Evaluationmentioning
confidence: 99%
“…The ModelPlex [19] framework translates such a specification into several verified components monitoring both the environment with respect to the assumed model and the controller decisions. Lastly, there is work on verifying monitors for metric first-order temporal [30] and dynamic logic [3].…”
Section: Related Workmentioning
confidence: 99%
“…The R2U2 [27,35] tool in particular implements mtl monitors on fpga while allowing for future-time specifications. Further, there are approaches for generating verified monitors for logics [2,34].…”
Section: Bibliographic Remarksmentioning
confidence: 99%