2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
DOI: 10.1109/iscas.2004.1328227
|View full text |Cite
|
Sign up to set email alerts
|

A fully integrated 0.5-7 Hz CMOS bandpass amplifier

Abstract: In this paper, the design methodology of a fully integrated g m -C, 0.5-7Hz band-pass amplifier is presented. The amplifier is designed to be employed in signal conditioning of a piezoelectric accelerometer, which is part of an implantable biomedical device. Transconductances of the OTAs range from 30pS to 100nS. Such low values of transconductances, which are required owing to the large time-constants involved, were obtained with the aid of a current division technique. Measurement results for OTA structures … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

1
3
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(4 citation statements)
references
References 14 publications
1
3
0
Order By: Relevance
“…It is interesting to note here that the integrated circuits from two different fabrication batches, reported in this study and in [16], have a center frequency and quality factor very close to the specified ones. If still required, an automatic or trimmable tuning scheme acting on the bias current of one or several OTAs to set the appropriate ω 0 and Q value is possible.…”
Section: Dispersion Analysis and Discussionsupporting
confidence: 66%
“…It is interesting to note here that the integrated circuits from two different fabrication batches, reported in this study and in [16], have a center frequency and quality factor very close to the specified ones. If still required, an automatic or trimmable tuning scheme acting on the bias current of one or several OTAs to set the appropriate ω 0 and Q value is possible.…”
Section: Dispersion Analysis and Discussionsupporting
confidence: 66%
“…Previous works on LVLP CMOS techniques for obtaining a very-low transconductance essentially combine different strategies such as voltage attenuation, source degeneration and current splitting [1][2][3][4]. The intrinsic input-voltage attenuating properties of floating-gate and bulk-driven techniques are exploited in [1].…”
Section: Introductionmentioning
confidence: 99%
“…Because the final current of around 400 pA is well above leakage current levels, a more predictable transconductance is obtained, at the expense of power consumption. Conversely, a smaller division factor of 784 and a lower bias current are defined in [4], reducing the final current to only a few pA, which implies a less accurate transconductance.…”
Section: Introductionmentioning
confidence: 99%
“…In the source-degeneration scheme presented in [2], a triodebiased transistor simply mimics a voltage-controlled resistor. Matching is a crucial problem in current splitting, since a large number of unitycell transistors compose the current mirrors to implement very high division factors [3,4].…”
mentioning
confidence: 99%