The 20th Asia and South Pacific Design Automation Conference 2015
DOI: 10.1109/aspdac.2015.7059027
|View full text |Cite
|
Sign up to set email alerts
|

A Garbage Collection Aware Stripping method for Solid-State Drives

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2015
2015
2017
2017

Publication Types

Select...
3
3

Relationship

2
4

Authors

Journals

citations
Cited by 12 publications
(4 citation statements)
references
References 17 publications
0
4
0
Order By: Relevance
“…For example, the angular velocity or electric current based method can be adopted to get a more accurate synchronous motion control. Moreover, many emerging memory and storage techniques have been proposed [28][29][30][31][32][33][34][35][36][37][38][39][40][41][42][43][44][45][46][47]. We will study how to utilize them to further optimize the performance of RT-ROS.…”
Section: Discussionmentioning
confidence: 99%
“…For example, the angular velocity or electric current based method can be adopted to get a more accurate synchronous motion control. Moreover, many emerging memory and storage techniques have been proposed [28][29][30][31][32][33][34][35][36][37][38][39][40][41][42][43][44][45][46][47]. We will study how to utilize them to further optimize the performance of RT-ROS.…”
Section: Discussionmentioning
confidence: 99%
“…to achieve high degrees of parallelism within and across read/write requests. There has been considerable prior work [13,15,18,19,25,31] on scheduling requests in different layers (host software, device and channel levels) to leverage the parallelism offered by such hardware. However, even with these sophisticated schedulers to exploit hardware parallelism, SSD requests can experience considerable inefficiencies.…”
Section: Introductionmentioning
confidence: 99%
“…Schedulers order incoming Read and Write requests to take advantage of such offered parallelism. Numerous such schedulers have been developed over the years, that could be implemented at the host which sends the requests [15,23,31], or the device which assigns these requests to different channels [18,20,25], and even within the channel where requests are sent to individual chips.…”
Section: Introductionmentioning
confidence: 99%
“…Also, PCM presents much shorter read/write latency compared with NAND flash memory, even though its byte addressability has already made it superior to NAND flash on handling reads/writes of small random data. Flash memory has limited endurance, which can only sustain 10 4 10 5 writes before a failure occurs [30,[39][40][41][42][43][44]. Compared with flash memory, PCM has much better endurance, which is more than 10 6 .…”
Section: Introductionmentioning
confidence: 99%