A Hardware and Software Task-Scheduling Framework Based on CPU+FPGA Heterogeneous Architecture in Edge Computing

Abstract

Real-time performance is the primary requirement for edge computing systems. However, with the surge in data volume and the growing demand for computing power, a computing framework consisting solely of CPUs is no longer competent. As a result, CPU+ heterogeneous architecture using accelerators to improve edge computing systems' computing capacity has received great attention. The type of accelerators determines the performance of the edge computing system largely. The accelerators include Graphics Processing Unit (GPU), Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA). FPGAs with its reconfigurability and high energy efficiency are widely used in many edge computing scenarios. Nontheless, the performance depends also on the scheduling efficiency between software tasks on CPUs and hardware tasks on FPGAs. Unfortunately, the existing strategies have not fully exploited the differences between hardware and software tasks, thus resulting in low scheduling efficiency. This paper proposes a task scheduling framework on the Dynamic Partial Reconfiguration (DPR) platform. We take full account of the characteristics of task switching overhead and predictable execution time of hardware tasks in DPR, and reduce the number of task-switching times and active tasks in the system, thus improving the scheduling efficiency. We conduct a set of experiments on the Zynq platform to verify the proposed framework. Experimental results demonstrate that when the execution time of the accelerator exceeds the reconfiguration cost by an order of magnitude, the efficiencies of all the cases are more than 98%, and the efficiencies can reach 90%-98% in the same order of magnitude.INDEX TERMS FPGA, edge computing, task scheduling, heterogeneous system, dynamic partial reconfigurable system.

Energy Efficiency on Edge Computing: Challenges and Vision

“…Li et al [42] proposed a particle swarm optimization energy-aware edge server placement algorithm that can reduce more than 10% energy consumption and over 15% improvement in computing resource allocation compared to other algorithms. Zhu et al [43] presented a taskscheduling framework reducing the number of task-switching times and active tasks resulting in efficiency over 98% in most cases. Xu et al [44] proposed an adaptive differential evolution algorithm for energy control frameworks to calculate the optimal load pattern and corresponding energy storage capacity of battery energy storage systems.…”

A Low-Latency RDP-CORDIC Algorithm for Real-Time Signal Processing of Edge Computing Devices in Smart Grid Cyber-Physical Systems

“…Data processing is the most time-consuming and energy-intensive part of edge computing. Furthermore, since edge computing devices cannot guarantee high-capacity storage, processing these large volumes of data is an important issue to be addressed [ 16 ].…”

A Power-Efficient Optimizing Framework FPGA Accelerator Based on Winograd for YOLO

“…Therefore, a large number of object detection and recognition platforms based on edge computing have been proposed. Among them, application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) are notable [9], and FPGAs can solve the specificity problem of ASICs with the advantages of high parallelism, high flexibility and low power consumption [10]. Therefore, research on CNN acceleration with deep learning based on edge computing platforms centres on FPGAs.…”